PHP WebShell

Текущая директория: /usr/lib/firmware/5.15.0-160-generic/device-tree/qcom

Просмотр файла: sdm845-mtp.dtb

�
��j�8\�(
�\� ',Qualcomm Technologies, Inc. SDM845 MTP2qcom,sdm845-mtpqcom,sdm845aliases!=/soc@0/geniqup@8c0000/i2c@880000!B/soc@0/geniqup@8c0000/i2c@884000!G/soc@0/geniqup@8c0000/i2c@888000!L/soc@0/geniqup@8c0000/i2c@88c000!Q/soc@0/geniqup@8c0000/i2c@890000!V/soc@0/geniqup@8c0000/i2c@894000![/soc@0/geniqup@8c0000/i2c@898000!`/soc@0/geniqup@8c0000/i2c@89c000!e/soc@0/geniqup@ac0000/i2c@a80000!j/soc@0/geniqup@ac0000/i2c@a84000!o/soc@0/geniqup@ac0000/i2c@a88000!u/soc@0/geniqup@ac0000/i2c@a8c000!{/soc@0/geniqup@ac0000/i2c@a90000!�/soc@0/geniqup@ac0000/i2c@a94000!�/soc@0/geniqup@ac0000/i2c@a98000!�/soc@0/geniqup@ac0000/i2c@a9c000!�/soc@0/geniqup@8c0000/spi@880000!�/soc@0/geniqup@8c0000/spi@884000!�/soc@0/geniqup@8c0000/spi@888000!�/soc@0/geniqup@8c0000/spi@88c000!�/soc@0/geniqup@8c0000/spi@890000!�/soc@0/geniqup@8c0000/spi@894000!�/soc@0/geniqup@8c0000/spi@898000!�/soc@0/geniqup@8c0000/spi@89c000!�/soc@0/geniqup@ac0000/spi@a80000!�/soc@0/geniqup@ac0000/spi@a84000!�/soc@0/geniqup@ac0000/spi@a88000!�/soc@0/geniqup@ac0000/spi@a8c000!�/soc@0/geniqup@ac0000/spi@a90000!�/soc@0/geniqup@ac0000/spi@a94000!�/soc@0/geniqup@ac0000/spi@a98000!�/soc@0/geniqup@ac0000/spi@a9c000$�/soc@0/geniqup@ac0000/serial@a84000chosen�serial0:115200n8memory@80000000�memory	�reserved-memory 
memory@85700000	�p`memory@85e00000	��memory@85fc0000	��memory@85fe00002qcom,cmd-db	��memory@86000000	� (memory@86200000	� �memory@88f000002qcom,rmtfs-mem	�� #2memory@8ab00000	��@memory@8bf00000	��Pmemory@8c400000	�@rmemory@8c410000	�APmemory@8c415000	�AP �memory@8c500000	�P� memory@8df00000	���memory@8e000000	��zmemory@95800000	��P�memory@95d00000	���%memory@96500000	�P ymemory@96700000	�p@memory@97b00000	��cpus cpu@0�cpu
2qcom,kryo385	<psciJZcm���(�		��
l2-cache2cache�
l3-cache2cachecpu@100�cpu
2qcom,kryo385	<psciJZcm���(�		��l2-cache2cache�cpu@200�cpu
2qcom,kryo385	<psciJZcm���(�		��
l2-cache2cache�
cpu@300�cpu
2qcom,kryo385	<psciJZcm���(�		��l2-cache2cache�cpu@400�cpu
2qcom,kryo385	<psciZJm���(�		��l2-cache2cache�cpu@500�cpu
2qcom,kryo385	<psciZJm���(�		��l2-cache2cache�cpu@600�cpu
2qcom,kryo385	<psciZJm���(�		��l2-cache2cache�cpu@700�cpu
2qcom,kryo385	<psciZJm���(�		��l2-cache2cache�cpu-mapcluster0core0�core1�core2�core3�core4�core5�core6�core7�idle-states�pscicpu-sleep-0-02arm,idle-state�little-power-down�@^#�3bDcpu-sleep-0-12arm,idle-state�little-rail-power-down�@h#3^Dcpu-sleep-1-02arm,idle-state�big-power-down�@#m3�Dcpu-sleep-1-12arm,idle-state�big-rail-power-down�@�#%3�Dcluster-sleep-02arm,idle-state�cluster-power-down�@��#�3'Dcpu0_opp_table2operating-points-v2Uopp-300000000`�g5I>opp-403200000`Xg5I>opp-480000000`�8g5bpopp-576000000`"Ug5bpopp-652800000`&��g5u0opp-748800000`,��g����opp-825600000`15�g����opp-902400000`5Ɉg���`opp-979200000`:]hg����opp-1056000000`>�Hg����opp-1132800000`C�(g!b��@opp-1228800000`I>g!b��opp-1324800000`N��g!b�� opp-1420800000`T��g.��opp-1516800000`Zh�g.�'Popp-1612800000``!`g>�'Popp-1689600000`d�@g>�>�opp-1766400000`iI g>�V0cpu4_opp_table2operating-points-v2Uopp-300000000`�g5I>opp-403200000`Xg5I>opp-480000000`�8g��I>opp-576000000`"Ug��I>opp-652800000`&��g��I>opp-748800000`,��g��I>opp-825600000`15�g!b���opp-902400000`5Ɉg!b���opp-979200000`:]hg!b���opp-1056000000`>�Hg.���opp-1132800000`C�(g.���opp-1209600000`Hg>���opp-1286400000`L��g>���opp-1363200000`Q@�g>��opp-1459200000`V��g>��opp-1536000000`[��gR���opp-1612800000``!`gR���opp-1689600000`d�@gR��'Popp-1766400000`iI g^��'Popp-1843200000`m�g^��'Popp-1920000000`rp�gn�'Popp-1996800000`w�gn�>�opp-2092800000`|��gn�>�opp-2169600000`�Qxgn�>�opp-2246400000`��Xgn�>�opp-2323200000`�y8gn�>�opp-2400000000`�
gn�V0opp-2476800000`���gn�V0opp-2553600000`�4�gn�V0opp-2649600000`��gn�V0opp-2745600000`���gn��opp-2803200000`�pgn��pmu2arm,armv8-pmuv3utimer2arm,armv8-timer0uclocksxo-board2fixed-clock��I�	�xo_board�sleep-clk2fixed-clock���*firmwarescm2qcom,scm-sdm845qcom,scmremoteproc-adsp2qcom,sdm845-adsp-pas@��#�wdogfatalreadyhandoverstop-ack��xo� �!stopokay#qcom/sdm845/adsp.mdtglink-edgeu�1lpass7G"apr2qcom,apr-v2Napr_audio_svcb rapr-service@3	2qcom,q6coreavs/audiomsm/adsp/audio_pdapr-service@42qcom,q6afe	avs/audiomsm/adsp/audio_pddais2qcom,q6afe-dais �apr-service@72qcom,q6asm	avs/audiomsm/adsp/audio_pddais2qcom,q6asm-dais ��#!apr-service@82qcom,q6adm	avs/audiomsm/adsp/audio_pdrouting2qcom,q6adm-routing�fastrpc
2qcom,fastrpcNfastrpcglink-apps-dsp1adsp compute-cb@32qcom,fastrpc-compute-cb	�##compute-cb@42qcom,fastrpc-compute-cb	�#$remoteproc-cdsp2qcom,sdm845-cdsp-pas@�B$$$$#�wdogfatalreadyhandoverstop-ack��xo�%�&stopokay#qcom/sdm845/cdsp.mdtglink-edgeu>1turing7G"fastrpc
2qcom,fastrpcNfastrpcglink-apps-dsp1cdsp compute-cb@12qcom,fastrpc-compute-cb	�#0compute-cb@22qcom,fastrpc-compute-cb	�#0compute-cb@32qcom,fastrpc-compute-cb	�#0compute-cb@42qcom,fastrpc-compute-cb	�#0compute-cb@52qcom,fastrpc-compute-cb	�#0compute-cb@62qcom,fastrpc-compute-cb	�#0compute-cb@72qcom,fastrpc-compute-cb	�#0compute-cb@82qcom,fastrpc-compute-cb	�#0hwlock2qcom,tcsr-mutex�'�)smem
2qcom,smem�(�)smp2p-cdsp2qcom,smp2p�^�u@G"�7master-kernel�master-kernel�&slave-kernel
�slave-kernel $smp2p-lpass2qcom,smp2p���u�G"
�7master-kernel�master-kernel�!slave-kernel
�slave-kernel smp2p-mpss2qcom,smp2p���u�G"�7master-kernel�master-kernel�uslave-kernel
�slave-kernel tipa-ap-to-modem�ipa�qipa-modem-to-ap�ipa osmp2p-slpi2qcom,smp2p���u�G"�7master-kernel�master-kernel�slave-kernel
�slave-kernel psci
2arm,psci-1.0Csmcsoc@0 
12simple-busclock-controller@1000002qcom,gcc-sdm845	�*+,=�bi_tcxobi_tcxo_aosleep_clkpcie_0_pipe_clkpcie_1_pipe_clk�<I]-k�����.qfprom@7840002qcom,qfprom	x@� hstx-trim-primary@1eb	�|�hstx-trim-secondary@1eb	�|�rng@793000
2qcom,prng-ee	y0�.@�corequp-opp-table2operating-points-v26opp-50000000`���/opp-75000000`xh��0opp-100000000`���1opp-128000000`� �2geniqup@8c00002qcom,geni-se-qup	�`�m-ahbs-ahb�.d.e�# 
�3
4	�qup-core	disabledi2c@8800002qcom,geni-i2c	�@�se�.D�default�5uY ]-�6H�3
443
�qup-corequp-configqup-memory	disabledspi@8800002qcom,geni-spi	�@�se�.D�default�7uY 0�3
44�qup-corequp-config	disabledserial@8800002qcom,geni-uart	�@�se�.D�default�8uY]-�60�3
44�qup-corequp-config	disabledi2c@8840002qcom,geni-i2c	�@@�se�.F�default�9uZ ]-�6H�3
443
�qup-corequp-configqup-memory	disabledspi@8840002qcom,geni-spi	�@@�se�.F�default�:uZ 0�3
44�qup-corequp-config	disabledserial@8840002qcom,geni-uart	�@@�se�.F�default�;uZ]-�60�3
44�qup-corequp-config	disabledi2c@8880002qcom,geni-i2c	��@�se�.H�default�<u[ ]-�6H�3
443
�qup-corequp-configqup-memory	disabledspi@8880002qcom,geni-spi	��@�se�.H�default�=u[ 0�3
44�qup-corequp-config	disabledserial@8880002qcom,geni-uart	��@�se�.H�default�>u[]-�60�3
44�qup-corequp-config	disabledi2c@88c0002qcom,geni-i2c	��@�se�.J�default�?u\ ]-�6H�3
443
�qup-corequp-configqup-memory	disabledspi@88c0002qcom,geni-spi	��@�se�.J�default�@u\ 0�3
44�qup-corequp-config	disabledserial@88c0002qcom,geni-uart	��@�se�.J�default�Au\]-�60�3
44�qup-corequp-config	disabledi2c@8900002qcom,geni-i2c	�@�se�.L�default�Bu] ]-�6H�3
443
�qup-corequp-configqup-memory	disabledspi@8900002qcom,geni-spi	�@�se�.L�default�Cu] 0�3
44�qup-corequp-config	disabledserial@8900002qcom,geni-uart	�@�se�.L�default�Du]]-�60�3
44�qup-corequp-config	disabledi2c@8940002qcom,geni-i2c	�@@�se�.N�default�Eu^ ]-�6H�3
443
�qup-corequp-configqup-memory	disabledspi@8940002qcom,geni-spi	�@@�se�.N�default�Fu^ 0�3
44�qup-corequp-config	disabledserial@8940002qcom,geni-uart	�@@�se�.N�default�Gu^]-�60�3
44�qup-corequp-config	disabledi2c@8980002qcom,geni-i2c	��@�se�.P�default�Hu_ ]-�6H�3
443
�qup-corequp-configqup-memory	disabledspi@8980002qcom,geni-spi	��@�se�.P�default�Iu_ 0�3
44�qup-corequp-config	disabledserial@8980002qcom,geni-uart	��@�se�.P�default�Ju_]-�60�3
44�qup-corequp-config	disabledi2c@89c0002qcom,geni-i2c	��@�se�.R�default�Ku` ]-�6	disabledspi@89c0002qcom,geni-spi	��@�se�.R�default�Lu` 0�3
44�qup-corequp-config	disabledserial@89c0002qcom,geni-uart	��@�se�.R�default�Mu`]-�60�3
44�qup-corequp-config	disabledgeniqup@ac00002qcom,geni-se-qup	�`�m-ahbs-ahb�.f.g�#� 
�N4	�qup-coreokayi2c@a800002qcom,geni-i2c	�@�se�.T�default�Oua ]-�6H�N44N�qup-corequp-configqup-memory	disabledspi@a800002qcom,geni-spi	�@�se�.T�default�Pua 0�N44�qup-corequp-config	disabledserial@a800002qcom,geni-uart	�@�se�.T�default�Qua]-�60�N44�qup-corequp-config	disabledi2c@a840002qcom,geni-i2c	�@@�se�.V�default�Rub ]-�6H�N44N�qup-corequp-configqup-memory	disabledspi@a840002qcom,geni-spi	�@@�se�.V�default�Sub 0�N44�qup-corequp-config	disabledserial@a840002qcom,geni-debug-uart	�@@�se�.V�default�Tub]-�60�N44�qup-corequp-configokayi2c@a880002qcom,geni-i2c	��@�se�.X�default�Uuc ]-�6H�N44N�qup-corequp-configqup-memoryokay��spi@a880002qcom,geni-spi	��@�se�.X�default�Vuc 0�N44�qup-corequp-config	disabledserial@a880002qcom,geni-uart	��@�se�.X�default�Wuc]-�60�N44�qup-corequp-config	disabledi2c@a8c0002qcom,geni-i2c	��@�se�.Z�default�Xud ]-�6H�N44N�qup-corequp-configqup-memory	disabledspi@a8c0002qcom,geni-spi	��@�se�.Z�default�Yud 0�N44�qup-corequp-config	disabledserial@a8c0002qcom,geni-uart	��@�se�.Z�default�Zud]-�60�N44�qup-corequp-config	disabledi2c@a900002qcom,geni-i2c	�@�se�.\�default�[ue ]-�6H�N44N�qup-corequp-configqup-memory	disabledspi@a900002qcom,geni-spi	�@�se�.\�default�\ue 0�N44�qup-corequp-config	disabledserial@a900002qcom,geni-uart	�@�se�.\�default�]ue]-�60�N44�qup-corequp-config	disabledi2c@a940002qcom,geni-i2c	�@@�se�.^�default�^uf ]-�6H�N44N�qup-corequp-configqup-memory	disabledspi@a940002qcom,geni-spi	�@@�se�.^�default�_uf 0�N44�qup-corequp-config	disabledserial@a940002qcom,geni-uart	�@@�se�.^�default�`uf]-�60�N44�qup-corequp-config	disabledi2c@a980002qcom,geni-i2c	��@�se�.`�default�aug ]-�6H�N44N�qup-corequp-configqup-memory	disabledspi@a980002qcom,geni-spi	��@�se�.`�default�bug 0�N44�qup-corequp-config	disabledserial@a980002qcom,geni-uart	��@�se�.`�default�cug]-�60�N44�qup-corequp-config	disabledi2c@a9c0002qcom,geni-i2c	��@�se�.b�default�duh ]-�6	disabledH�N44N�qup-corequp-configqup-memoryspi@a9c0002qcom,geni-spi	��@�se�.b�default�euh 0�N44�qup-corequp-config	disabledserial@a9c0002qcom,geni-uart	��@�se�.b�default�fuh]-�60�N44�qup-corequp-config	disabledsystem-cache-controller@11000002qcom,sdm845-llcc 	 0�llcc_basellcc_broadcast_baseuFpci@1c000002qcom,pcie-sdm845snps,dw-pcie@	� `` �`�parfdbielbiconfig�pci���� 8
` `0`0�u��msi �������8�...).+.-./.0.0�pipeauxcfgbus_masterbus_slaveslave_q2atbu�#
#########	#
###
###.pci].'+,pciephy	disabledphy@1c060002qcom,sdm845-qmp-pcie-phy	�`� 
 �.9.+.,.:�auxcfg_ahbrefrefgen.phy6.:F��	disabledphy@1c06200@	�b(�d��h�fp�..�pipe0�[�pcie_0_pipe_clk+pci@1c080002qcom,pcie-sdm845snps,dw-pcie@	�� @@ �@�parfdbielbiconfig�pci���� 8
@ @0@0�u3�msi �������@�.6.1.3.5.7.8.4.4�pipeauxcfgbus_masterbus_slaveslave_q2areftbu6.1F$��#
#########	#	
#
##
#
##.pci].',,pciephy	disabledphy@1c0a0002qcom,sdm845-qhp-pcie-phy	�� 
 �.9.3.4.:�auxcfg_ahbrefrefgen.phy6.:F��	disabledphy@1c062000	�������.6�pipe0�[�pcie_1_pipe_clk,interconnect@13800002qcom,sdm845-mem-noc	8rfzginterconnect@14e00002qcom,sdm845-dc-noc	Nfzginterconnect@15000002qcom,sdm845-config-noc	PP�fzg4interconnect@16200002qcom,sdm845-system-noc	b��fzgpinterconnect@16e00002qcom,sdm845-aggre1-noc	nP�fzg3interconnect@17000002qcom,sdm845-aggre2-noc	p�fzgNinterconnect@17400002qcom,sdm845-mmss-noc	t�fzg�ufshc@1d84000+2qcom,sdm845-ufshcqcom,ufshcjedec,ufs-2.0 	�@%���stdiceu	'h,ufsphy�].<.rst�#{�core_clkbus_aggr_clkiface_clkcore_clk_uniproref_clktx_lane0_sync_clkrx_lane0_sync_clkrx_lane1_sync_clkice_core_clkH�.�..�.�.�.�.�.�H�����<4`�рxh��okay�i��j�	'�kphy@1d870002qcom,sdm845-qmp-ufs-phy	�p� 
�refref_aux�.�.�].kufsphyokay�l�mphy@1d87400P	�t�v��|��x�z�[hdma@1dc40002qcom,bam-v1.7.0	�@@u��bam_clk��0�####ncrypto@1dfa0002qcom,crypto-v5.4	ߠ`�.	.
�ifacebuscore nn%rxtx0�####ipa@1e400002qcom,sdm845-ipa�# #"0	�p�p �@��ipa-regipa-sharedgsi8�7�oo(�ipagsiipa-clock-queryipa-setup-ready��coreH�NNp4�memoryimemconfig�qq*ipa-clock-enabled-validipa-clock-enabledokay�rsyscon@1f400002syscon	�'pinctrl@34000002qcom,sdm845-pinctrl	@�u�/? Ki�WseQicci0-defaultzgpio17gpio18cci_i2c���cci0-sleepzgpio17gpio18cci_i2c���cci1-defaultzgpio19gpio20cci_i2c���cci1-sleepzgpio19gpio20cci_i2c���qspi-clkpinmuxzgpio95	qspi_clkqspi-cs0pinmuxzgpio90qspi_csqspi-cs1pinmuxzgpio89qspi_csqspi-data01pinmux-datazgpio91gpio92
qspi_dataqspi-data12pinmux-datazgpio93gpio94
qspi_dataqup-i2c0-default5pinmuxzgpio0gpio1qup0qup-i2c1-default9pinmuxzgpio17gpio18qup1qup-i2c2-default<pinmuxzgpio27gpio28qup2qup-i2c3-default?pinmuxzgpio41gpio42qup3qup-i2c4-defaultBpinmuxzgpio89gpio90qup4qup-i2c5-defaultEpinmuxzgpio85gpio86qup5qup-i2c6-defaultHpinmuxzgpio45gpio46qup6qup-i2c7-defaultKpinmuxzgpio93gpio94qup7qup-i2c8-defaultOpinmuxzgpio65gpio66qup8qup-i2c9-defaultRpinmuxzgpio6gpio7qup9qup-i2c10-defaultUpinmuxzgpio55gpio56qup10pinconfzgpio55gpio56��qup-i2c11-defaultXpinmuxzgpio31gpio32qup11qup-i2c12-default[pinmuxzgpio49gpio50qup12qup-i2c13-default^pinmuxzgpio105gpio106qup13qup-i2c14-defaultapinmuxzgpio33gpio34qup14qup-i2c15-defaultdpinmuxzgpio81gpio82qup15qup-spi0-default7pinmuxzgpio0gpio1gpio2gpio3qup0qup-spi1-default:pinmuxzgpio17gpio18gpio19gpio20qup1qup-spi2-default=pinmuxzgpio27gpio28gpio29gpio30qup2qup-spi3-default@pinmuxzgpio41gpio42gpio43gpio44qup3qup-spi4-defaultCpinmuxzgpio89gpio90gpio91gpio92qup4qup-spi5-defaultFpinmuxzgpio85gpio86gpio87gpio88qup5qup-spi6-defaultIpinmuxzgpio45gpio46gpio47gpio48qup6qup-spi7-defaultLpinmuxzgpio93gpio94gpio95gpio96qup7qup-spi8-defaultPpinmuxzgpio65gpio66gpio67gpio68qup8qup-spi9-defaultSpinmuxzgpio6gpio7gpio4gpio5qup9qup-spi10-defaultVpinmuxzgpio55gpio56gpio53gpio54qup10qup-spi11-defaultYpinmuxzgpio31gpio32gpio33gpio34qup11qup-spi12-default\pinmuxzgpio49gpio50gpio51gpio52qup12qup-spi13-default_pinmux zgpio105gpio106gpio107gpio108qup13qup-spi14-defaultbpinmuxzgpio33gpio34gpio31gpio32qup14qup-spi15-defaultepinmuxzgpio81gpio82gpio83gpio84qup15qup-uart0-default8pinmuxzgpio2gpio3qup0qup-uart1-default;pinmuxzgpio19gpio20qup1qup-uart2-default>pinmuxzgpio29gpio30qup2qup-uart3-defaultApinmuxzgpio43gpio44qup3qup-uart4-defaultDpinmuxzgpio91gpio92qup4qup-uart5-defaultGpinmuxzgpio87gpio88qup5qup-uart6-defaultJpinmuxzgpio47gpio48qup6qup-uart7-defaultMpinmuxzgpio95gpio96qup7qup-uart8-defaultQpinmuxzgpio67gpio68qup8qup-uart9-defaultTpinmuxzgpio4gpio5qup9pinconf-txzgpio4��pinconf-rxzgpio5��qup-uart10-defaultWpinmuxzgpio53gpio54qup10qup-uart11-defaultZpinmuxzgpio33gpio34qup11qup-uart12-default]pinmuxzgpio51gpio52qup12qup-uart13-default`pinmuxzgpio107gpio108qup13qup-uart14-defaultcpinmuxzgpio31gpio32qup14qup-uart15-defaultfpinmuxzgpio83gpio84qup15quat_mi2s_sleepmuxzgpio58gpio59gpioconfigzgpio58gpio59���quat_mi2s_activemuxzgpio58gpio59	qua_mi2sconfigzgpio58gpio59���quat_mi2s_sd0_sleepmuxzgpio60gpioconfigzgpio60���quat_mi2s_sd0_activemuxzgpio60	qua_mi2sconfigzgpio60��quat_mi2s_sd1_sleepmuxzgpio61gpioconfigzgpio61���quat_mi2s_sd1_activemuxzgpio61	qua_mi2sconfigzgpio61��quat_mi2s_sd2_sleepmuxzgpio62gpioconfigzgpio62���quat_mi2s_sd2_activemuxzgpio62	qua_mi2sconfigzgpio62��quat_mi2s_sd3_sleepmuxzgpio63gpioconfigzgpio63���quat_mi2s_sd3_activemuxzgpio63	qua_mi2sconfigzgpio63��sdc2-clk�pinconf	zsdc2_clk��sdc2-cmd�pinconf	zsdc2_cmd��sdc2-data�pinconf
zsdc2_data��sd-card-det-n�pinmuxzgpio126gpiopinconfzgpio126�remoteproc@40800002qcom,sdm845-mss-pil 	H
�qdsp6rmbL�
ttttt0�wdogfatalreadyhandoverstop-ackshutdown-ack@�.$.'..%.(.&.@2�ifacebusmemgpll0_msssnoc_aximnoc_axiprngxo�ustopvw	mss_restartpdc_reset�'0P@ ]x---�load_statecxmxmssokay*#qcom/sdm845/mba.mbnqcom/sdm845/modem.mbnmba�ympss�zglink-edgeu�1modem7G"clock-controller@50900002qcom,sdm845-gpucc		��<I�.. 8�bi_tcxogcc_gpu_gpll0_clk_srcgcc_gpu_gpll0_div_clk_src�stm@6002000 2arm,coresight-stmarm,primecell 	 (�stm-basestm-stimulus-base�x	�apb_pclkout-portsportendpoint�{}funnel@6041000+2arm,coresight-dynamic-funnelarm,primecell	�x	�apb_pclkout-portsportendpoint�|�in-ports port@7	endpoint�}{funnel@6043000+2arm,coresight-dynamic-funnelarm,primecell	0�x	�apb_pclkout-portsportendpoint�~�in-ports port@5	endpoint��funnel@6045000+2arm,coresight-dynamic-funnelarm,primecell	P�x	�apb_pclkout-portsportendpoint���in-ports port@0	endpoint��|port@2	endpoint��~replicator@6046000/2arm,coresight-dynamic-replicatorarm,primecell	`�x	�apb_pclkout-portsportendpoint���in-portsportendpoint���etf@6047000 2arm,coresight-tmcarm,primecell	p�x	�apb_pclkout-portsportendpoint���in-ports port@1	endpoint���etr@6048000 2arm,coresight-tmcarm,primecell	��x	�apb_pclkin-portsportendpoint���etm@7040000"2arm,coresight-etm4xarm,primecell	��x	�apb_pclkout-portsportendpoint���etm@7140000"2arm,coresight-etm4xarm,primecell	��x	�apb_pclkout-portsportendpoint���etm@7240000"2arm,coresight-etm4xarm,primecell	$��x	�apb_pclkout-portsportendpoint���etm@7340000"2arm,coresight-etm4xarm,primecell	4��x	�apb_pclkout-portsportendpoint���etm@7440000"2arm,coresight-etm4xarm,primecell	D��x	�apb_pclkout-portsportendpoint���etm@7540000"2arm,coresight-etm4xarm,primecell	T��x	�apb_pclkout-portsportendpoint���etm@7640000"2arm,coresight-etm4xarm,primecell	d��x	�apb_pclkout-portsportendpoint���etm@7740000"2arm,coresight-etm4xarm,primecell	t��x	�apb_pclkout-portsportendpoint���funnel@7800000+2arm,coresight-dynamic-funnelarm,primecell	��x	�apb_pclkout-portsportendpoint���in-ports port@0	endpoint���port@1	endpoint���port@2	endpoint���port@3	endpoint���port@4	endpoint���port@5	endpoint���port@6	endpoint���port@7	endpoint���funnel@7810000+2arm,coresight-dynamic-funnelarm,primecell	��x	�apb_pclkout-portsportendpoint��in-portsportendpoint���sdhci@8804000$2qcom,sdm845-sdhciqcom,sdhci-msm-v5	�@u���hc_irqpwr_irq�.h.i�ifacecore�#�]-��okay�default�����C�O�\i~sdhc2-opp-table2operating-points-v2�opp-9600000`�|�/opp-19200000`$��0opp-100000000`���1opp-201500000`�`��qspi-opp-table2operating-points-v2�opp-19200000`$��/opp-100000000`���0opp-150000000`�р�1opp-300000000`��2spi@88df0002qcom,sdm845-qspiqcom,qspi-v1	�� uR�.�.��ifacecore]-��	disabledslim@171c00002qcom,slim-ngd-v2.1.0	�u�exxpokay  ����%rxtxtx2rx2�# ngd@1	 ifd@02slim217,250	�codec@12slim217,250	����i6 ���|�mclk�w@�w@�w@�w@ �gpio-controller@422qcom,wcd9340-gpio/?	Bswm@c852qcom,soundwire-v1.3.0	�@���??(

;����iface soundphy@88e2000(2qcom,sdm845-qusb2-phyqcom,qusb2-v2-phy	� okay[�.��cfg_ahbref.N�Zl��e�z����phy@88e3000(2qcom,sdm845-qusb2-phyqcom,qusb2-v2-phy	�0okay[�.��cfg_ahbref.	N�Zl��e�z��phy@88e90002qcom,sdm845-qmp-usb3-phy 	������reg-basedp_comokay 
 �.�.�.�.��auxcfg_ahbrefcom_aux..phycommon�m�lphy@88e9200`	��(������(�����[�.��pipe0�usb3_phy_pipe_clk_src�phy@88eb0002qcom,sdm845-qmp-usb3-uni-phy	���okay 
 �.�.�.�.��auxcfg_ahbrefcom_aux..phycommon�m�lphy@88eb200@	��(�������p�[�.��pipe0�usb3_uni_phy_pipe_clk_src�usb@a6f88002qcom,sdm845-dwc3qcom,dwc3	
o�okay 
1(�..�..�.�#�cfg_noccoreifacemock_utmisleep6.�.�F$��р8���ss	2�hs_phy_irqss_phy_irqdm_hs_phy_irqdp_hs_phy_irq]..0�N4)�usb-ddrapps-usbdwc3@a600000
2snps,dwc3	
`�u��#@��'��,usb2-phyusb3-phy	peripheralusb@a8f88002qcom,sdm845-dwc3qcom,dwc3	
��okay 
1(�.
.�..�.�#�cfg_noccoreifacemock_utmisleep6.�.�F$��р8���s
s2�hs_phy_irqss_phy_irqdm_hs_phy_irqdp_hs_phy_irq]..0�N4*�usb-ddrapps-usbdwc3@a800000
2snps,dwc3	
��u��#`��'��,usb2-phyusb3-phy	peripheralvideo-codec@aa000002qcom,sdm845-venus-v2	
��u� ]���-�venusvcodec0vcodec1cx��8����
����A�coreifacebusvcodec0_corevcodec0_busvcodec1_corevcodec1_bus�#�#���0��4+�video-memcpu-cfgvideo-core02venus-decodervideo-core12venus-encodervenus-opp-table2operating-points-v2�opp-100000000`���/opp-200000000`���0opp-320000000`��1opp-380000000`�W��opp-444000000`v��2opp-533000097`����clock-controller@ab000002qcom,sdm845-videocc	
���bi_tcxo�I<�camss@acb30002qcom,sdm845-camss�	
�0
ˠ
̀
�P
�`
�p
ƀ
��@
�`@
�@@E�csid0csid1csid2csiphy0csiphy1csiphy2csiphy3vfe0vfe1vfe_litexu����������E�csid0csid1csid2csiphy0csiphy1csiphy2csiphy3vfe0vfe1vfe_lite]��� ���	�
�%�&�,�-�2�3�����
�������..�R�S�!�"�$�#�(�)�+�*�/�1�0��camnoc_axicpas_ahbcphy_rx_srccsi0csi0_srccsi1csi1_srccsi2csi2_srccsiphy0csiphy0_timercsiphy0_timer_srccsiphy1csiphy1_timercsiphy1_timer_srccsiphy2csiphy2_timercsiphy2_timer_srccsiphy3csiphy3_timercsiphy3_timer_srcgcc_camera_ahbgcc_camera_axislow_ahb_srcsoc_ahbvfe0_axivfe0vfe0_cphy_rxvfe0_srcvfe1_axivfe1vfe1_cphy_rxvfe1_srcvfe_litevfe_lite_cphy_rxvfe_lite_src0�####	disabledports cci@ac4a0002qcom,sdm845-cci 	
Ġ@u�]�0���S�R�	��5�camnoc_axisoc_ahbslow_ahb_srccpas_ahbccicci_src6��FĴ<4`�defaultsleep���	��	disabledi2c-bus@0	�B@ i2c-bus@1	�B@ clock-controller@ad000002qcom,sdm845-camcc	
��<I�dsi-opp-table2operating-points-v2�opp-19200000`$��/opp-180000000`
���0opp-275000000`d*��1opp-328580000`�����opp-358000000`V���2mdss@ae000002qcom,sdm845-mdss	
��mdss]�����ifacecore6�F�uS 0����mdp0-memmdp1-mem�#�#�okay 
�mdp@ae010002qcom,sdm845-dpu 	
��
� 	�mdpvbif(�.�����gcc-busifacebuscorevsync6��F�$���]-�uokayports port@0	endpoint���port@1	endpoint���mdp-opp-table2operating-points-v2�opp-19200000`$��/opp-171428571`
7���0opp-344000000`���opp-430000000`�G��2dsi@ae940002qcom,mdss-dsi-ctrl	
�@	�dsi_ctrl�u0�������$�bytebyte_intfpixelcoreifacebus6��	����]-'�,dsiokay	1m	=	P ports port@0	endpoint���port@1	endpoint��	`�panel@02truly,nt35597-2K-display		1��i	ki4ports port@0	endpoint���port@1	endpoint���dsi-phy@ae944002qcom,dsi-phy-10nm0	
�D
�F�
�J��dsi_phydsi_phy_lanedsi_pll�[��
�ifacerefokay	vl�dsi@ae960002qcom,mdss-dsi-ctrl	
�`	�dsi_ctrl�u0�����
��$�bytebyte_intfpixelcoreifacebus6��	����]-'�,dsiokay	1m	=ports port@0	endpoint���port@1	endpoint��	`�dsi-phy@ae964002qcom,dsi-phy-10nm0	
�d
�f�
�j�dsi_phydsi_phy_lanedsi_pll�[��
�ifacerefokay	vl�gpu@50000002qcom,adreno-630.2qcom,adreno	� 		��kgsl_3d0_reg_memorycx_memu,����	����gfx-memopp-table2operating-points-v2�opp-710000000`*Q��	��gn�opp-675000000`(;��	��gn�opp-596000000`#�=	�@g^��opp-520000000`��	�g^��opp-414000000`�#�	��g>�opp-342000000`b��	��g)��opp-257000000`Q�@	�@g%�zap-shader��#qcom/sdm845/a630_zap.mbniommu@504000022qcom,sdm845-smmu-v2qcom,adreno-smmuqcom,smmu-v2		�	�xu��lmnopqrs�.!.
�busiface]��gmu@506a000&2qcom,adreno-gmu-630.2qcom,adreno-gmu0	�(H�gmugmu_pdcgmu_pdc_sequ01�hfigmu ���..!�gmucxoaximemnoc]���cxgx�����opp-table2operating-points-v2�opp-400000000`ׄ	��opp-200000000`��	�0clock-controller@af000002qcom,sdm845-dispcc	
�@�..������bi_tcxogcc_disp_gpll0_clk_srcgcc_disp_gpll0_div_clk_srcdsi0_phy_pll_out_byteclkdsi0_phy_pll_out_dsiclkdsi1_phy_pll_out_byteclkdsi1_phy_pll_out_dsiclkdp_link_clk_divsel_tendp_vco_divided_clk_src_mux�<I�interrupt-controller@b2200002qcom,sdm845-pdcqcom,pdc	"$	��^^asv sreset-controller@b2e00002qcom,sdm845-pdc-global	.<wthermal-sensor@c263000 2qcom,sdm845-tsensqcom,tsens-v2 	&0�" �	�
u���uplowcritical	��thermal-sensor@c265000 2qcom,sdm845-tsensqcom,tsens-v2 	&P�"0�	�u���uplowcritical	��reset-controller@c2a00002qcom,sdm845-aoss-cc	*<vpower-controller@c3000002qcom,sdm845-aoss-qmp	0u�G"�Ixcx�ebi�spmi@c4400002qcom,spmi-pmic-arbP	D``p
@�`�corechnlsobsrvrintrcnfg�periph_irqu��	�  
imem@146bf0002simple-mfd	k� 
k�pil-reloc@94c2qcom,pil-reloc-info		L�iommu@15000000!2qcom,sdm845-smmu-500arm,mmu-500		�	�uA`abcdefghijklmnopqrstuv������������;<=>?@ABCDEFGHIJKLMNOPQRSTUVW#clock-controller@170140002qcom,sdm845-lpasscc 	@�0�ccqdsp6ss�	disabledinterconnect@179000002qcom,sdm845-gladiator-noc	�Ѐfzgwatchdog@17980000#2qcom,apss-wdt-sdm845qcom,kpss-wdt	��*umailbox@179900002qcom,sdm845-apss-shared	�
"rsc@179c0000	1apps_rsc2qcom,rpmh-rsc0	����drv-0drv-1drv-2$u


. 
:bcm-voter2qcom,bcm-votergclock-controller2qcom,sdm845-rpmh-clk��xo��power-controller2qcom,sdm845-rpmhpdI��-opp-table2operating-points-v2�opp1	�opp2	�0/opp3	�@0opp4	��1opp5	���opp6	�2opp7	�@opp8	�Popp9	���opp10	��pm8998-rpmh-regulators2qcom,pm8998-rpmh-regulators
Ja
W�
e�
s�
��
��
��
��
��
��
��
��
����#�8�J�[�i����������������smps2��2��smps3�@2�@�smps5
�2 ��smps7
��2���ldo1
m�2
m�Jlldo2O�2O�Jaldo3B@2B@Jldo5525J�ldo6R2RJldo7w@2w@J�ldo8O�2Jldo9@2,��Jldo10@2,��Jldo11B@2��Jldo12w@2w@J�ldo13w@2-*�J�ldo14w@2w@J�ldo15w@2w@Jldo16)B�2)B�Jldo17�2�J�ldo18)B�2-*�Jldo19+�@2/]Jldo20)B�2-*�Jjldo21)B�2-*�J�ldo22+��22��Jldo23-�22��Jldo24/�2/�J�ldo252Z�22��J�ldo26O�2O�Jmldo28+�@2-�Jlvs1w@2w@lvs2w@2w@pmi8998-rpmh-regulators2qcom,pmi8998-rpmh-regulators
Jbu�bob2��26�J��pm8005-rpmh-regulators2qcom,pm8005-rpmh-regulators
Jc
W�
e�
s�
��smps3	'�2	'�interrupt-controller@17a000002arm,gic-v3 
  	��u	msi-controller@17a400002arm,gic-v3-its��	�	disableddma-controller@171840002qcom,bam-v1.7.0	@��u�����#�timer@17c90000 
2arm,armv7-timer-mem	�frame@17ca0000�u 	��frame@17cc0000�u	�	disabledframe@17cd0000�u		�	disabledframe@17ce0000�u
	�	disabledframe@17cf0000�u	�	disabledframe@17d00000�u	�	disabledframe@17d10000�u
	�	disabledinterconnect@17d410002qcom,sdm845-osm-l3	��.�
�xoalternatef	cpufreq@17d430002qcom,cpufreq-hw 	�0�X�freq-domain0freq-domain1�.�
�xoalternate�wifi@188000002qcom,wcn3990-wifiokay	���membase���cxo_ref_clk_pin��u�������������#@��
�
�
)�
<thermal-zonescpu0-thermal
Z�
p�
~�tripstrip-point0
�_�
��passive�trip-point1
�s
��passive�cpu_crit
���
��	criticalcooling-mapsmap0
��0
���������������������������������map1
��0
���������������������������������cpu1-thermal
Z�
p�
~�tripstrip-point0
�_�
��passive�trip-point1
�s
��passive�cpu_crit
���
��	criticalcooling-mapsmap0
��0
���������������������������������map1
��0
���������������������������������cpu2-thermal
Z�
p�
~�tripstrip-point0
�_�
��passive�trip-point1
�s
��passive�cpu_crit
���
��	criticalcooling-mapsmap0
��0
���������������������������������map1
��0
���������������������������������cpu3-thermal
Z�
p�
~�tripstrip-point0
�_�
��passive�trip-point1
�s
��passive�cpu_crit
���
��	criticalcooling-mapsmap0
��0
���������������������������������map1
��0
���������������������������������cpu4-thermal
Z�
p�
~�tripstrip-point0
�_�
��passive�trip-point1
�s
��passive�cpu_crit
���
��	criticalcooling-mapsmap0
��0
���������������������������������map1
��0
���������������������������������cpu5-thermal
Z�
p�
~�tripstrip-point0
�_�
��passive�trip-point1
�s
��passive�cpu_crit
���
��	criticalcooling-mapsmap0
��0
���������������������������������map1
��0
���������������������������������cpu6-thermal
Z�
p�
~�	tripstrip-point0
�_�
��passive�trip-point1
�s
��passive�cpu_crit
���
��	criticalcooling-mapsmap0
��0
���������������������������������map1
��0
���������������������������������cpu7-thermal
Z�
p�
~�
tripstrip-point0
�_�
��passive�trip-point1
�s
��passive�cpu_crit
���
��	criticalcooling-mapsmap0
��0
���������������������������������map1
��0
���������������������������������aoss0-thermal
Z�
p�
~�tripstrip-point0
�_�
��hotcluster0-thermal
Z�
p�
~�tripstrip-point0
�_�
��hotcluster0_crit
���
��	criticalcluster1-thermal
Z�
p�
~�tripstrip-point0
�_�
��hotcluster1_crit
���
��	criticalgpu-thermal-top
Z�
p�
~�tripstrip-point0
�_�
��hotgpu-thermal-bottom
Z�
p�
~�tripstrip-point0
�_�
��hotaoss1-thermal
Z�
p�
~�tripstrip-point0
�_�
��hotq6-modem-thermal
Z�
p�
~�tripstrip-point0
�_�
��hotmem-thermal
Z�
p�
~�tripstrip-point0
�_�
��hotwlan-thermal
Z�
p�
~�tripstrip-point0
�_�
��hotq6-hvx-thermal
Z�
p�
~�tripstrip-point0
�_�
��hotcamera-thermal
Z�
p�
~�tripstrip-point0
�_�
��hotvideo-thermal
Z�
p�
~�tripstrip-point0
�_�
��hotmodem-thermal
Z�
p�
~�tripstrip-point0
�_�
��hotvph-pwr-regulator2regulator-fixed
�vph_pwr8u 28u �pm8998-smps42regulator-fixed

�vreg_s4a_1p8w@2w@a
�
���	interrupt-parent#address-cells#size-cellsmodelcompatiblei2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8i2c9i2c10i2c11i2c12i2c13i2c14i2c15spi0spi1spi2spi3spi4spi5spi6spi7spi8spi9spi10spi11spi12spi13spi14spi15serial0stdout-pathdevice_typeregrangesno-mapphandleqcom,client-idqcom,vmidenable-methodcpu-idle-statescapacity-dmips-mhzdynamic-power-coefficientqcom,freq-domainoperating-points-v2interconnects#cooling-cellsnext-level-cachecpuentry-methodidle-state-namearm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uslocal-timer-stopopp-sharedopp-hzopp-peak-kBpsinterrupts#clock-cellsclock-frequencyclock-output-namesinterrupts-extendedinterrupt-namesclocksclock-namesmemory-regionqcom,smem-statesqcom,smem-state-namesstatusfirmware-namelabelqcom,remote-pidmboxesqcom,glink-channelsqcom,apr-domainqcom,intentsqcom,protection-domain#sound-dai-cellsiommussyscon#hwlock-cellshwlocksqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsdma-ranges#reset-cells#power-domain-cellspower-domainsprotected-clocksbitsrequired-oppsinterconnect-namespinctrl-namespinctrl-0reg-nameslinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapiommu-mapresetsreset-namesphysphy-namesassigned-clocksassigned-clock-rates#phy-cells#interconnect-cellsqcom,bcm-voterslanes-per-directionfreq-table-hzreset-gpiosvcc-supplyvcc-max-microampvdda-phy-supplyvdda-pll-supply#dma-cellsqcom,eeqcom,controlled-remotelydmasdma-namesgpio-controller#gpio-cellsgpio-rangeswakeup-parentgpio-reserved-rangespinsfunctionbias-pull-updrive-strengthbias-pull-downbias-disableinput-enableoutput-highqcom,halt-regspower-domain-namesremote-endpointarm,scatter-gatherarm,coresight-loses-context-with-cpuvmmc-supplyvqmmc-supplycd-gpiosqcom,apps-ch-pipesqcom,ea-pcslim-ifc-devqcom,micbias1-microvoltqcom,micbias2-microvoltqcom,micbias3-microvoltqcom,micbias4-microvoltqcom,dout-portsqcom,din-portsqcom,ports-sinterval-lowqcom,ports-offset1qcom,ports-offset2nvmem-cellsvdd-supplyvdda-phy-dpdm-supplyqcom,imp-res-offset-valueqcom,hstx-trim-valueqcom,preemphasis-levelqcom,preemphasis-widthsnps,dis_u2_susphy_quirksnps,dis_enblslpm_quirkdr_modepinctrl-1assigned-clock-parentsvdda-supplyqcom,dual-dsi-modeqcom,master-dsidata-lanesmode-gpiosvdds-supply#stream-id-cellsqcom,gmuopp-level#iommu-cells#global-interruptsqcom,pdc-ranges#qcom,sensors#thermal-sensor-cellsqcom,channelcell-index#mbox-cellsqcom,tcs-offsetqcom,drv-idqcom,tcs-configqcom,pmic-idvdd-s1-supplyvdd-s2-supplyvdd-s3-supplyvdd-s4-supplyvdd-s5-supplyvdd-s6-supplyvdd-s7-supplyvdd-s8-supplyvdd-s9-supplyvdd-s10-supplyvdd-s11-supplyvdd-s12-supplyvdd-s13-supplyvdd-l1-l27-supplyvdd-l2-l8-l17-supplyvdd-l3-l11-supplyvdd-l4-l5-supplyvdd-l6-supplyvdd-l7-l12-l14-l15-supplyvdd-l9-supplyvdd-l10-l23-l25-supplyvdd-l13-l19-l21-supplyvdd-l16-l28-supplyvdd-l18-l22-supplyvdd-l20-l24-supplyvdd-l26-supplyvin-lvs-1-2-supplyregulator-min-microvoltregulator-max-microvoltregulator-initial-moderegulator-always-onvdd-bob-supplyregulator-allow-bypassmsi-controller#msi-cellsnum-channelsqcom,num-eesframe-number#freq-domain-cellsvdd-0.8-cx-mx-supplyvdd-1.8-xo-supplyvdd-1.3-rfa-supplyvdd-3.3-ch0-supplyqcom,snoc-host-cap-8bit-quirkpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-deviceregulator-nameregulator-boot-onvin-supply

Выполнить команду


Для локальной разработки. Не используйте в интернете!