�
�� � X � ( 5 ( � �
,bananapi,bpi-m4 realtek,rtd1395 7Banana Pi BPI-M4 reserved-memory = rpc@2f000 D � rpc@1ffe000 D�� @ tee@10100000 D � H arm-pmu ,arm,cortex-a53-pmu O 0 Z osc ,fixed-clock m��� } �osc27M � soc ,simple-bus = � � � h bus@98000000 ,simple-bus D� = � syscon@0 ,syscon simple-mfd D � = reset-controller@0 ,snps,dw-low-reset D � reset-controller@4 ,snps,dw-low-reset D � � reset-controller@8 ,snps,dw-low-reset D � reset-controller@50 ,snps,dw-low-reset D P � syscon@7000 ,syscon simple-mfd D p � = p reset-controller@88 ,snps,dw-low-reset D � � � watchdog@680 ,realtek,rtd1295-watchdog D � � serial@800 ,snps,dw-apb-uart D � � m��� � �okay syscon@1a000 ,syscon simple-mfd D � � = � syscon@1b000 ,syscon simple-mfd D � � = � serial@200 ,snps,dw-apb-uart D � � m�� � �disabled serial@400 ,snps,dw-apb-uart D � � m�� � �disabled syscon@1d000 ,syscon simple-mfd D � � = � interrupt-controller@ff011000 ,arm,gic-400 D� � �@ �` O � � � cpus cpu@0 cpu ,arm,cortex-a53 D � cpu@1 cpu ,arm,cortex-a53 D � cpu@2 cpu ,arm,cortex-a53 D � cpu@3 cpu ,arm,cortex-a53 D � l2-cache ,cache � timer ,arm,armv8-timer 0 O
memory@2f000 memory D � ?� aliases ) !/soc/bus@98000000/syscon@7000/serial@800 chosen )serial0:115200n8 interrupt-parent #address-cells #size-cells compatible model ranges reg no-map interrupts interrupt-affinity clock-frequency #clock-cells clock-output-names phandle reg-io-width #reset-cells clocks reg-shift resets status interrupt-controller #interrupt-cells device_type next-level-cache serial0 stdout-path