PHP WebShell

Текущая директория: /usr/lib/firmware/5.15.0-160-generic/device-tree/xilinx

Просмотр файла: zynqmp-zcu100-revC.dtb

�
��Y�8T�(TL7xlnx,zynqmp-zcu100-revCxlnx,zynqmp-zcu100xlnx,zynqmp&ZynqMP ZCU100 RevCcpuscpu@0arm,cortex-a53,cpu8psciFZ^n
cpu@1arm,cortex-a53,cpu8psciZF^cpu@2arm,cortex-a53,cpu8psciZF^cpu@3arm,cortex-a53,cpu8psciZF^idle-statesupscicpu-sleep-0arm,idle-state�@��,�X�'�cpu-opp-tableoperating-points-v2��opp00�G����B@� opp01�#�E��B@� opp02�׃��B@� opp03���B@� zynqmp_ipixlnx,zynqmp-ipi-mailbox&#1=mailbox@ff990400@Z��� ��� ��� ��� XDlocal_request_regionlocal_response_regionremote_request_regionremote_response_regionN1�dccarm,dccZokaypmuarm,armv8-pmuv30&����psci
arm,psci-0.2?smcfirmwarezynqmp-firmwarexlnx,zynqmp-firmwarea?smc�zynqmp-powerxlnx,zynqmp-power&#u|txrxclock-controller�xlnx,zynqmp-clkn	
A�pss_ref_clkvideo_clkpss_alt_ref_clkaux_ref_clkgt_crx_ref_clk�nvmem_firmwarexlnx,zynqmp-nvmem-fwsoc_revision@0Zpcapxlnx,zynqmp-pcap-fpga�zynqmp-aesxlnx,zynqmp-aesreset-controllerxlnx,zynqmp-reset��timerarm,armv8-timer0&

fpga-fullfpga-region�=axisimple-bus=can@ff060000xlnx,zynq-can-1.0	Zdisabled
�can_clkpclkZ�&�@�@�/n?can@ff070000xlnx,zynq-can-1.0	Zdisabled
�can_clkpclkZ�&�@�@�0n@cci@fd6e0000arm,cci-400Z�n�=�npmu@9000arm,cci-400-pmu,r1Z�P<&{{{{{dma@fd500000	Zdisabledxlnx,zynqmp-dma-1.0Z�P&|�clk_mainclk_apb���
��*ndma@fd510000	Zdisabledxlnx,zynqmp-dma-1.0Z�Q&}�clk_mainclk_apb���
��*ndma@fd520000	Zdisabledxlnx,zynqmp-dma-1.0Z�R&~�clk_mainclk_apb���
��*ndma@fd530000	Zdisabledxlnx,zynqmp-dma-1.0Z�S&�clk_mainclk_apb���
��*ndma@fd540000	Zdisabledxlnx,zynqmp-dma-1.0Z�T&��clk_mainclk_apb���
��*ndma@fd550000	Zdisabledxlnx,zynqmp-dma-1.0Z�U&��clk_mainclk_apb���
��*ndma@fd560000	Zdisabledxlnx,zynqmp-dma-1.0Z�V&��clk_mainclk_apb���
��*ndma@fd570000	Zdisabledxlnx,zynqmp-dma-1.0Z�W&��clk_mainclk_apb���
��*ninterrupt-controller@f9010000arm,gic-400@Z����&	�dma@ffa80000	Zdisabledxlnx,zynqmp-dma-1.0Z��&M�clk_mainclk_apb�@�
h�+nDdma@ffa90000	Zdisabledxlnx,zynqmp-dma-1.0Z��&N�clk_mainclk_apb�@�
i�+nDdma@ffaa0000	Zdisabledxlnx,zynqmp-dma-1.0Z��&O�clk_mainclk_apb�@�
j�+nDdma@ffab0000	Zdisabledxlnx,zynqmp-dma-1.0Z��&P�clk_mainclk_apb�@�
k�+nDdma@ffac0000	Zdisabledxlnx,zynqmp-dma-1.0Z��&Q�clk_mainclk_apb�@�
l�+nDdma@ffad0000	Zdisabledxlnx,zynqmp-dma-1.0Z��&R�clk_mainclk_apb�@�
m�+nDdma@ffae0000	Zdisabledxlnx,zynqmp-dma-1.0Z��&S�clk_mainclk_apb�@�
n�+nDdma@ffaf0000	Zdisabledxlnx,zynqmp-dma-1.0Z��&T�clk_mainclk_apb�@�
o�+nDmemory-controller@fd070000xlnx,zynqmp-ddrc-2.40aZ�&pnand-controller@ff100000-xlnx,zynqmp-nand-controllerarasan,nfc-v3p10	ZdisabledZ��controllerbus&�
r�,n<ethernet@ff0b0000cdns,zynqmp-gemcdns,gem	Zdisabled&99Z� �pclkhclktx_clkrx_clktsu_clk�
t�(nh-1,ethernet@ff0c0000cdns,zynqmp-gemcdns,gem	Zdisabled&;;Z� �pclkhclktx_clkrx_clktsu_clk�
u�(ni.2,ethernet@ff0d0000cdns,zynqmp-gemcdns,gem	Zdisabled&==Z�
 �pclkhclktx_clkrx_clktsu_clk�
v�(nj/3,ethernet@ff0e0000cdns,zynqmp-gemcdns,gem	Zdisabled&??Z� �pclkhclktx_clkrx_clktsu_clk�
w� (nk04,gpio@ff0a0000xlnx,zynqmp-gpio-1.0Zokay-9&Z�
�.n$IUART1_TXUART1_RXUART0_RXUART0_TXI2C1_SCLI2C1_SDASPI1_SCLKWLAN_ENBT_ENSPI1_CSSPI1_MISOSPI1_MOSII2C_MUX_RESETSD0_DAT0SD0_DAT1SD0_DAT2SD0_DAT3PS_LED3PS_LED2PS_LED1PS_LED0SD0_CMDSD0_CLKGPIO_PBSD0_DETECTVBUS_DETPOWER_INTDP_AUXDP_HPDDP_OEDP_AUX_ININA226_ALERTPS_FP_PWR_ENPL_PWR_ENPOWER_KILLGPIO-AGPIO-BSPI0_SCLKGPIO-CGPIO-DSPI0_CSSPI0_MISOSPI_MOSIGPIO-EGPIO-FSD1_D0SD1_D1SD1_D2SD1_D3SD1_CMDSD1_CLKUSB0_CLKUSB0_DIRUSB0_DATA2USB0_NXTUSB0_DATA0USB0_DATA1USB0_STPUSB0_DATA3USB0_DATA4USB0_DATA5USB0_DATA6USB0_DATA7USB1_CLKUSB1_DIRUSB1_DATA2USB1_NXTUSB1_DATA0USB1_DATA1USB1_STPUSB1_DATA3USB1_DATA4USB1_DATA5USB1_DATA6USB_DATA7WLAN_IRQPMIC_IRQ�i2c@ff020000cdns,i2c-r1p14	Zdisabled&Z��%n=i2c@ff030000cdns,i2c-r1p14Zokay&Z��&n>Y��i2c-mux@75nxp,pca9548Zui2c@0ZiLS-I2C0i2c@1ZiLS-I2C1i2c@2ZiHS-I2C2i2c@3ZiHS-I2C3i2c@4Zpmic@5eti,tps65086Z^&M-9i2c@5Zina226@40
ti,ina226oZ@�'�i2c@6Zi2c@7Zpcie@fd0e0000xlnx,nwl-pcie-2.11	Zdisabled�,pci<&vutsr�miscdummyintxmsi1msi0�0Z��H�Dbregpciregcfg8=��C���`��;n�legacy-interrupt-controller�spi@ff0f0000xlnx,zynqmp-qspi-1.0	Zdisabled
�ref_clkpclk&� Z���
s�-n5phy@fd400000xlnx,zynqmp-psgtr-v1.1Zokay Z�@�=Dserdessiou�n
�ref0ref1�rtc@ffa60000xlnx,zynqmp-rtcZokayZ��&
�alarmsec��ahci@fd0c0000ceva,ahci-1v84	ZdisabledZ� &��� 
�
�
�
�nmmc@ff160000#xlnx,zynqmp-8.9aarasan,sdhci-8.9aZokay&0Z��clk_xinclk_ahb�
p�clk_out_sd0clk_in_sd0�'n6*mmc@ff170000#xlnx,zynqmp-8.9aarasan,sdhci-8.9aZokay&1Z��clk_xinclk_ahb�
q�clk_out_sd1clk_in_sd1�(n7�*8FYdwifi@2
ti,wl1831Z&Liommu@fd800000arm,mmu-500Z��q	Zdisabled~�&������������������
spi@ff040000cdns,spi-r1p6Zokay&Z�
�ref_clkpclk�#n:iLS-SPI0�spi@ff050000cdns,spi-r1p6Zokay&Z�
�ref_clkpclk�$n;iHS-SPI1�timer@ff110000	cdns,ttc	Zdisabled$&$%&Z�� �ntimer@ff120000	cdns,ttc	Zdisabled$&'()Z�� �ntimer@ff130000	cdns,ttc	Zdisabled$&*+,Z�� �ntimer@ff140000	cdns,ttc	Zdisabled$&-./Z�� �nserial@ff000000!xlnx,zynqmp-uartcdns,uart-r1p12Zokay&Z��uart_clkpclk�!n8bluetooth
ti,wl1831-st�serial@ff010000!xlnx,zynqmp-uartcdns,uart-r1p12Zokay&Z��uart_clkpclk�"n9usb@fe200000
snps,dwc3Zokay&AZ� �clk_xinclk_ahb�n "�peripheralusb@fe300000
snps,dwc3Zokay&FZ�0�clk_xinclk_ahb�n!"�hostwatchdog@fd4d0000cdns,wdt-r1p2Zokay&qZ�M�
nKwatchdog@ff150000cdns,wdt-r1p2	Zdisabled&4Z��
npdma-controller@fd4c0000xlnx,zynqmp-dpdmaZokayZ�L&z�axi_clk�)�n�display@fd4a0000xlnx,zynqmp-dpsub-1.7Zokay@Z�J�J��J��J�Ddpblendav_bufaud&w*�dp_apb_clkdp_aud_clkdp_vtc_pixel_clk_in�)��vid0vid1vid2gfx0 �n�dp-phy0dp-phy1(�pss_ref_clkfixed-clock�Y��U�video_clkfixed-clock�Y����pss_alt_ref_clkfixed-clock�Y�gt_crx_ref_clkfixed-clock�Yo��
aux_ref_clkfixed-clock�Y����	aliases�/axi/i2c@ff030000�/axi/rtc@ffa60000�/axi/serial@ff010000/axi/serial@ff000000/dcc/axi/spi@ff040000/axi/spi@ff050000/axi/mmc@ff160000/axi/mmc@ff170000chosen	$earlycon-serial0:115200n8memory@0,memoryZ�gpio-keys
gpio-keys9sw4isw4�DtO9leds
gpio-ledsled-ds2ids2�
]heartbeatled-ds3ids3�]phy0txsoffled-ds4ids4�]phy0rxsoffled-ds5ids5�]bluetooth-powervbus-det	ivbus_det�sonfixedregulator-mmcsdioregulator-fixed�wmmcsdio_fixed�2Z��2Z����sdio-pwrseqmmc-pwrseq-simple��
�ina226
iio-hwmon 	clk26fixed-clock�Y����clk27fixed-clock�Y����	compatible#address-cells#size-cellsmodeldevice_typeenable-methodoperating-points-v2regcpu-idle-statesclocksentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usphandleopp-sharedopp-hzopp-microvoltclock-latency-nsinterrupt-parentinterruptsxlnx,ipi-idrangesreg-names#mbox-cellsstatus#power-domain-cellsmboxesmbox-names#clock-cellsclock-names#reset-cellsfpga-mgrtx-fifo-depthrx-fifo-depthpower-domainsxlnx,bus-width#stream-id-cellsiommus#interrupt-cellsinterrupt-controller#gpio-cellsgpio-controllergpio-line-namesclock-frequencylabel#io-channel-cellsshunt-resistormsi-controllerinterrupt-namesmsi-parentbus-rangeinterrupt-map-maskinterrupt-mapnum-cs#phy-cellscalibrationclock-output-namesno-1-8-vdisable-wpxlnx,mio-banknon-removablecap-power-off-cardmmc-pwrseqvqmmc-supply#iommu-cells#global-interruptstimer-widthenable-gpiosdr_modetimeout-sec#dma-cellsresetsdma-namesdmasphy-namesphysi2c0rtc0serial0serial1serial2spi0spi1mmc0mmc1bootargsstdout-pathautorepeatlinux,codewakeup-sourcelinux,default-triggerdefault-stateregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onreset-gpiospost-power-on-delay-msio-channels

Выполнить команду


Для локальной разработки. Не используйте в интернете!