�
�� �' 8 �, ( � �� renesas,draak renesas,r8a77995 & &Renesas Draak board based on r8a77995 audio_clk_a fixed-clock , 9 audio_clk_b fixed-clock , 9X� I ) can fixed-clock , 9 I cpus cpu@0 arm,cortex-a53 Q Ucpu a o �psci cache-controller-1 cache a � � I extal fixed-clock , 9�l I pmu_a53 arm,cortex-a53-pmu � T psci arm,psci-1.0 arm,psci-0.2 �smc scif fixed-clock , 9 I soc simple-bus � � watchdog@e6020000 + renesas,r8a77995-wdt renesas,rcar-gen3-wdt Q � � � a � � �okay � < gpio@e6050000 - renesas,gpio-r8a77995 renesas,rcar-gen3-gpio Q � P � ( 9 � � a � � gpio@e6051000 - renesas,gpio-r8a77995 renesas,rcar-gen3-gpio Q � P � ( 9 � � a � � I gpio@e6052000 - renesas,gpio-r8a77995 renesas,rcar-gen3-gpio Q � P � @ ( 9 � � a � � gpio@e6053000 - renesas,gpio-r8a77995 renesas,rcar-gen3-gpio Q �0 P � `
( 9 � � a � � gpio@e6054000 - renesas,gpio-r8a77995 renesas,rcar-gen3-gpio Q �@ P � � ( 9 � � a � � I P gpio@e6055000 - renesas,gpio-r8a77995 renesas,rcar-gen3-gpio Q �P P � � ( 9 � � a � � I ! gpio@e6055400 - renesas,gpio-r8a77995 renesas,rcar-gen3-gpio Q �T P �
� ( 9 � � a � � pinctrl@e6060000 renesas,pfc-r8a77995 Q � I avb Navb0_link avb0_mdio avb0_mii Uavb0 I can0 Ncan0_data_a Ucan0 I " can1 Ncan1_data_a Ucan1 I # du ' Ndu_rgb888 du_sync du_disp du_clk_out_0 Udu I E i2c0 Ni2c0 Ui2c0 I i2c1 Ni2c1 Ui2c1 I keys ^GP_4_12 GP_4_13 GP_4_14 GP_4_15 c I T pwm0 Npwm0_c Upwm0 I $ pwm1 Npwm1_c Upwm1 I % scif2 Nscif2_data Uscif2 I & sd2 Nmmc_data8 mmc_ctrl Ummc p I 7 sd2_uhs Nmmc_data8 mmc_ctrl Ummc p I 8 sound ! Nssi34_ctrl ssi3_data ssi4_data_a Ussi I * sound-clk 3 Naudio_clk_a audio_clk_b audio_clkout audio_clkout1
Uaudio_clk I + usb0 Nusb0 Uusb0 I 6 vin4 Nvin4_data8 vin4_sync vin4_clk Uvin4 I ' timer@e60f0000 - renesas,r8a77995-cmt0 renesas,rcar-gen3-cmt0 Q � � � � � / }fck a � / �disabled timer@e6130000 - renesas,r8a77995-cmt1 renesas,rcar-gen3-cmt1 Q � ` � x y z { | } ~ � . }fck a � . �disabled timer@e6140000 - renesas,r8a77995-cmt1 renesas,rcar-gen3-cmt1 Q � ` � � � � � � � � � � - }fck a � - �disabled timer@e6148000 - renesas,r8a77995-cmt1 renesas,rcar-gen3-cmt1 Q �� ` � � � � � � � � � � , }fck a � , �disabled clock-controller@e6150000 renesas,r8a77995-cpg-mssr Q � � }extal , � � I reset-controller@e6160000 renesas,r8a77995-rst Q � system-controller@e6180000 renesas,r8a77995-sysc Q � � I thermal@e6190000 renesas,thermal-r8a77995 Q � � 8 $ � C D E �
a �
� I M interrupt-controller@e61c0000 & renesas,intc-ex-r8a77995 renesas,irqc ( 9 Q � H � � � � a � � timer@e61e0000 ! renesas,tmu-r8a77995 renesas,tmu Q � 0 $ � � � � � } }fck a � } �disabled timer@e6fc0000 ! renesas,tmu-r8a77995 renesas,tmu Q � 0 $ � � � � � | }fck a � | �disabled timer@e6fd0000 ! renesas,tmu-r8a77995 renesas,tmu Q � 0 $ � / 0 1 � { }fck a � { �disabled timer@e6fe0000 ! renesas,tmu-r8a77995 renesas,tmu Q � 0 $ � � � � � z }fck a � z �disabled timer@ffc00000 ! renesas,tmu-r8a77995 renesas,tmu Q �� 0 $ � � � � � y }fck a � y �disabled i2c@e6500000 + renesas,i2c-r8a77995 renesas,rcar-gen3-i2c Q �P @ � � � a � � � � � � � �tx rx tx rx � �okay � �default codec@10 asahi-kasei,ak4613 Q �
- H d � � � � port endpoint � I - composite-in@20 adi,adv7180cp Q ports port@0 Q endpoint � I Q port@3 Q endpoint �
I ( hdmi-encoder@39
adi,adv7511w Q 9 ? < 8 main edid cec packet � �
rgb /1x ports port@0 Q endpoint � I V port@1 Q endpoint � I S hdmi-decoder@4c adi,adv7612 Q L ? ports port@0 Q endpoint � I R port@2 Q endpoint M Y f clk-multiplier@4f , cirrus,cs2000-cp Q O � }clk_in ref_clk s �w I eeprom@50 rohm,br24t01 atmel,24c01 Q P � i2c@e6508000 + renesas,i2c-r8a77995 renesas,rcar-gen3-i2c Q �P� @ � � � a � � � � � � � �tx rx tx rx � �okay � �default i2c@e6510000 + renesas,i2c-r8a77995 renesas,rcar-gen3-i2c Q �Q @ � � � a � � � � � � � �tx rx tx rx � �disabled i2c@e66d0000 + renesas,i2c-r8a77995 renesas,rcar-gen3-i2c Q �m @ � " � � a � � � � � �tx rx � �disabled serial@e6540000 = renesas,hscif-r8a77995 renesas,rcar-gen3-hscif renesas,hscif Q �T ` � � � }fck brg_int scif_clk � 1 0 1 0 �tx rx tx rx a � �disabled serial@e66a0000 = renesas,hscif-r8a77995 renesas,rcar-gen3-hscif renesas,hscif Q �j ` � � � }fck brg_int scif_clk � 7 6 �tx rx a � �disabled usb@e6590000 / renesas,usbhs-r8a77995 renesas,rcar-gen3-usbhs Q �Y � k � � � � �ch0 ch1 ch2 ch3 � � �usb a � � � �okay �host dma-controller@e65a0000 + renesas,r8a77995-usb-dmac renesas,usb-dmac Q �Z � m m �ch0 ch1 � J a � J � � I dma-controller@e65b0000 + renesas,r8a77995-usb-dmac renesas,usb-dmac Q �[ � n n �ch0 ch1 � K a � K � � I crypto@e6601000 arm,cryptocell-630p-ree � G Q �` � � � � a can@e66c0000 / renesas,r8a77995-canfd renesas,rcar-gen3-canfd Q �l � � � � " }fck canfd can_clk s " �bZ a � � �disabled channel0 �disabled channel1 �disabled dma-controller@e6700000 ( renesas,dmac-r8a77995 renesas,rcar-dmac Q �p l � � � � � � � � � � & �error ch0 ch1 ch2 ch3 ch4 ch5 ch6 ch7 � � }fck a � � � � @ � I dma-controller@e7300000 ( renesas,dmac-r8a77995 renesas,rcar-dmac Q �0 l � � � � � � 4 5 6 7 & �error ch0 ch1 ch2 ch3 ch4 ch5 ch6 ch7 � � }fck a � � � � @ � I dma-controller@e7310000 ( renesas,dmac-r8a77995 renesas,rcar-dmac Q �1 l � � � � � � � � � � & �error ch0 ch1 ch2 ch3 ch4 ch5 ch6 ch7 � � }fck a � � � � @ � I iommu@e6740000 renesas,ipmmu-r8a77995 Q �t � a
I iommu@e7740000 renesas,ipmmu-r8a77995 Q �t � a
I iommu@e6570000 renesas,ipmmu-r8a77995 Q �W � a
iommu@e67b0000 renesas,ipmmu-r8a77995 Q �{ � � � a
I iommu@ec670000 renesas,ipmmu-r8a77995 Q �g � a
I 4 iommu@fd800000 renesas,ipmmu-r8a77995 Q �� � a
iommu@ffc80000 renesas,ipmmu-r8a77995 Q �� �
a
iommu@fe6b0000 renesas,ipmmu-r8a77995 Q �k � a
iommu@febd0000 renesas,ipmmu-r8a77995 Q �� � a
I ? iommu@fe990000 renesas,ipmmu-r8a77995 Q �� � a
I > ethernet@e6800000 5 renesas,etheravb-r8a77995 renesas,etheravb-rcar-gen3 Q � , � ' ( ) * + , - . / 0 1 2 3 4 5 6 7 8 9 : ; < = > ? s �ch0 ch1 ch2 ch3 ch4 ch5 ch6 ch7 ch8 ch9 ch10 ch11 ch12 ch13 ch14 ch15 ch16 ch17 ch18 ch19 ch20 ch21 ch22 ch23 ch24 � , }fck a � , rgmii � �okay � �default 5 K ethernet-phy@0 V � Q � ! � b d I can@e6c30000 + renesas,can-r8a77995 renesas,rcar-gen3-can Q �� � � � � " }clkp1 clkp2 can_clk s " �bZ a � � �okay � " �default can@e6c38000 + renesas,can-r8a77995 renesas,rcar-gen3-can Q �À � � � � " }clkp1 clkp2 can_clk s " �bZ a � � �okay � # �default pwm@e6e30000 & renesas,pwm-r8a77995 renesas,pwm-rcar Q �� l � a � �okay � $ �default pwm@e6e31000 & renesas,pwm-r8a77995 renesas,pwm-rcar Q �� l � a � �okay � % �default I N pwm@e6e32000 & renesas,pwm-r8a77995 renesas,pwm-rcar Q �� l � a � �disabled pwm@e6e33000 & renesas,pwm-r8a77995 renesas,pwm-rcar Q ��0 l � a � �disabled serial@e6e60000 : renesas,scif-r8a77995 renesas,rcar-gen3-scif renesas,scif Q �� @ � � � � }fck brg_int scif_clk � Q P Q P �tx rx tx rx a � � �disabled serial@e6e68000 : renesas,scif-r8a77995 renesas,rcar-gen3-scif renesas,scif Q �� @ � � � � }fck brg_int scif_clk � S R S R �tx rx tx rx a � � �disabled serial@e6e88000 : renesas,scif-r8a77995 renesas,rcar-gen3-scif renesas,scif Q �� @ � � � 6 }fck brg_int scif_clk � �tx rx tx rx a � 6 �okay � & �default serial@e6c50000 : renesas,scif-r8a77995 renesas,rcar-gen3-scif renesas,scif Q �� @ � � � }fck brg_int scif_clk � W V �tx rx a � � �disabled serial@e6c40000 : renesas,scif-r8a77995 renesas,rcar-gen3-scif renesas,scif Q �� @ � � � }fck brg_int scif_clk � Y X �tx rx a � � �disabled serial@e6f30000 : renesas,scif-r8a77995 renesas,rcar-gen3-scif renesas,scif Q �� @ � � � }fck brg_int scif_clk � [ Z [ Z �tx rx tx rx a � � �disabled spi@e6e90000 / renesas,msiof-r8a77995 renesas,rcar-gen3-msiof Q �� d � � � � � A @ A @ �tx rx tx rx a � � �disabled spi@e6ea0000 / renesas,msiof-r8a77995 renesas,rcar-gen3-msiof Q �� d � � � � � C B C B �tx rx tx rx a � � �disabled spi@e6c00000 / renesas,msiof-r8a77995 renesas,rcar-gen3-msiof Q � d � � � � � E D �tx rx a � � �disabled spi@e6c10000 / renesas,msiof-r8a77995 renesas,rcar-gen3-msiof Q � d � � � � � G F �tx rx a � � �disabled video@e6ef4000 renesas,vin-r8a77995 Q ��@ � � � ' a � ' w �okay � ' �default ports port endpoint � ( I
sound@ec500000 4 renesas,rcar_sound-r8a77995 renesas,rcar_sound-gen3 P Q �P �Z �T �T � �t scu adg ssiu ssi audmapp � � � � � � � � � � � ) V }ssi-all ssi.4 ssi.3 src.6 src.5 mix.1 mix.0 ctu.1 ctu.0 dvc.0 dvc.1 clk_a clk_b clk_i a � � � � �ssi-all ssi.4 ssi.3 �okay � * + �default , 9 �� �D I
rcar_sound,ctu ctu-0 ctu-1 ctu-2 ctu-3 ctu-4 ctu-5 ctu-6 ctu-7 rcar_sound,dvc dvc-0 � , � �tx I 0 dvc-1 � , � �tx I 3 rcar_sound,mix mix-0 mix-1 rcar_sound,src src-5 � e � , � , � �rx tx I / src-6 � f � , � , � �rx tx I 2 rcar_sound,ssi ssi-3 � u � , , , o , p �rx tx rxu txu I . ssi-4 � v � , ,
, q , r �rx tx rxu txu � I 1 ports port I W endpoint � - �left_j � � � . / 0 � 1 2 3 I dma-controller@ec700000 ( renesas,dmac-r8a77995 renesas,rcar-dmac Q �p � � ^ @ A B C D E F G H I J K L M N O L �error ch0 ch1 ch2 ch3 ch4 ch5 ch6 ch7 ch8 ch9 ch10 ch11 ch12 ch13 ch14 ch15 � � }fck a � � � � � � 4 4 4 4 4 4 4 4 4 4 4
4 4 4
4 4 I , usb@ee080000
generic-ohci Q � � l � � � � �usb a � � � �okay �host I 5 usb@ee080100
generic-ehci Q � � l � � � � �usb � 5 a � � � �okay �host usb-phy@ee080200 5 renesas,usb2-phy-r8a77995 renesas,rcar-gen3-usb2-phy Q � � l � � � a � � � � �okay � 6 �default � I mmc@ee140000 - renesas,sdhi-r8a77995 renesas,rcar-gen3-sdhi Q � � � � 8 � �� a � 8 � " �okay � 7 8 �default state_uhs 9 : , 6 E K S interrupt-controller@f1010000 arm,gic-400 ( 9 @ Q � � � � � � � }clk a � � I vsp@fe960000
renesas,vsp2 Q �� � � � � s a � s a ; vsp@fea20000
renesas,vsp2 Q �� P � � � o a � o a < I C vsp@fea28000
renesas,vsp2 Q ��� P � � � n a � n a = I D fcp@fe96f000
renesas,fcpv Q ��� � _ a � _ � > I ; fcp@fea27000
renesas,fcpv Q ��p � [ a � [ � ? I < fcp@fea2f000
renesas,fcpv Q ��� � Z a � Z � ? I = cmm@fea40000 + renesas,r8a77995-cmm renesas,rcar-gen3-cmm Q �� a � � � � I A cmm@fea50000 + renesas,r8a77995-cmm renesas,rcar-gen3-cmm Q �� a � � � � I B display@feb00000 renesas,du-r8a77995 Q �� � � � � @ }du.0 du.1 dclkin.0 � � �du.0 m A B z C D �okay � E �default ports port@0 Q endpoint � F I Y port@1 Q endpoint � G I J port@2 Q endpoint � H I L lvds-encoder@feb90000 renesas,r8a77995-lvds Q �� � � @ a � � �okay � I }fck dclkin.0 extal ports port@0 Q endpoint � J I G port@1 Q endpoint � K I U lvds-encoder@feb90100 renesas,r8a77995-lvds Q �� � � @ a � � �okay }fck dclkin.0 extal I I ports port@0 Q endpoint � L I H port@1 Q endpoint chipid@fff00044 renesas,prr Q �� D thermal-zones cpu-thermal � � � � � M cooling-maps trips cpu-crit � � � � \critical timer arm,armv8-timer @ �
aliases �/soc/serial@e6e88000 �/soc/ethernet@e6800000 audio-clkout fixed-clock , 9 �� I backlight pwm-backlight � N �P , � � � � � � � G � �
& O 3 P chosen ' @ignore_loglevel rw root=/dev/nfs ip=on Iserial0:115200n8 composite-in composite-video-connector port endpoint � Q I hdmi-in hdmi-connector \a port endpoint � R I hdmi-out hdmi-connector \a port endpoint � S I keys
gpio-keys � T �default key-1 : P U `SW56-1 f t key-2 : P
U `SW56-2 f t key-3 : P U `SW56-3 f t key-4 : P U `SW56-4 f t lvds-decoder thine,thc63lvd1024 � 9 ports port@0 Q endpoint � U I K port@2 Q endpoint � V I memory@48000000 Umemory Q H regulator-1p8v regulator-fixed �fixed-1.8V � w@ � w@ � � I : regulator-3p3v regulator-fixed �fixed-3.3V � 2Z� � 2Z� � � I 9 regulator-12p0v regulator-fixed �D12.0V � � � � � � I O sound audio-graph-card � W vga vga-connector port endpoint � X I Z vga-encoder adi,adv7123 ports port@0 Q endpoint � Y I F port@1 Q endpoint � Z I X x12 fixed-clock , 9l� I @ x19 fixed-clock , 9w I compatible #address-cells #size-cells model #clock-cells clock-frequency phandle reg device_type power-domains next-level-cache enable-method cache-unified cache-level interrupts-extended interrupt-parent ranges clocks resets status timeout-sec interrupts #gpio-cells gpio-controller gpio-ranges #interrupt-cells interrupt-controller groups function pins bias-pull-up power-source clock-names #power-domain-cells #reset-cells #thermal-sensor-cells dmas dma-names i2c-scl-internal-delay-ns pinctrl-0 pinctrl-names #sound-dai-cells asahi-kasei,in1-single-end asahi-kasei,in2-single-end asahi-kasei,out1-single-end asahi-kasei,out2-single-end asahi-kasei,out3-single-end asahi-kasei,out4-single-end asahi-kasei,out5-single-end asahi-kasei,out6-single-end remote-endpoint reg-names adi,input-depth adi,input-colorspace adi,input-clock default-input pclk-sample hsync-active vsync-active assigned-clocks assigned-clock-rates pagesize renesas,buswait phys phy-names dr_mode interrupt-names #dma-cells dma-channels iommus renesas,ipmmu-main #iommu-cells phy-mode rx-internal-delay-ps renesas,no-ether-link phy-handle rxc-skew-ps max-speed #pwm-cells renesas,id reset-names shared-pin dai-format bitclock-master frame-master playback capture companion #phy-cells renesas,no-otg-pins max-frequency pinctrl-1 vmmc-supply vqmmc-supply bus-width mmc-hs200-1_8v no-sd no-sdio non-removable renesas,fcp renesas,cmms renesas,vsps renesas,companion polling-delay-passive polling-delay thermal-sensors temperature hysteresis serial0 ethernet0 pwms brightness-levels default-brightness-level power-supply enable-gpios bootargs stdout-path linux,code label wakeup-source debounce-interval vcc-supply regulator-name regulator-min-microvolt regulator-max-microvolt regulator-boot-on regulator-always-on dais