PHP WebShell

Текущая директория: /usr/lib/firmware/5.15.0-160-generic/device-tree/mediatek

Просмотр файла: mt8173-elm-hana.dtb

�
���*8�|(��D`google,hana-rev6google,hana-rev5google,hana-rev4google,hana-rev3google,hanamediatek,mt8173+7Google Hanaaliases=/soc/ovl@1400c000B/soc/ovl@1400d000G/soc/rdma@1400e000M/soc/rdma@1400f000S/soc/rdma@14010000Y/soc/wdma@14011000_/soc/wdma@14012000e/soc/color@14013000l/soc/color@14014000s/soc/split@14018000z/soc/split@14019000�/soc/dpi@1401d000�/soc/dsi@1401b000�/soc/dsi@1401c000�/soc/rdma@14001000�/soc/rdma@14002000�/soc/rsz@14003000�/soc/rsz@14004000�/soc/rsz@14005000�/soc/wdma@14006000�/soc/wrot@14007000�/soc/wrot@14008000�/soc/serial@11002000�/soc/serial@11003000�/soc/serial@11004000�/soc/serial@11005000�/soc/mmc@11230000/soc/mmc@11240000/soc/mmc@11260000opp_table0operating-points-v2	opp-50700000084�&
xopp-702000000)׫�&
��opp-1001000000;�@&��opp-1105000000A�@&ehopp-1209000000H�@&�opp-1300000000M|m& �opp-1508000000Y�A&�opp-1703000000e���&*�opp_table1operating-points-v2opp-50700000084�&�`opp-702000000)׫�&
:�opp-1001000000;�@&%opp-1209000000H�@&�@opp-1404000000S�W&]�opp-1612000000`+&�opp-1807000000k���&��opp-2106000000}��&*�cpus+cpu-mapcluster0core04core14cluster1core04core14cpu@08cpuarm,cortex-a53DHpsciVfu�
�cpuintermediate�	���
cpu@18cpuarm,cortex-a53DHpsciVfu�
�cpuintermediate�	���
cpu@1008cpuarm,cortex-a72DHpsciVfu��cpuintermediate����
cpu@1018cpuarm,cortex-a72DHpsciVfu��cpuintermediate����
idle-states�pscicpu-sleep-0arm,idle-state��� @1pmu_a53arm,cortex-a53-pmuH	Spmu_a72arm,cortex-a72-pmuH
Spsci#arm,psci-1.0arm,psci-0.2arm,psciOsmcf�r�z�oscillator0fixed-clock������clk26moscillator1fixed-clock��}�clk32koscillator2fixed-clock���cpum_ckthermal-zonescpu-thermal�������tripstrip-point0��`�?passivetrip-point1����?passivecpu_crit0��8�	?criticalcooling-mapsmap0����������������"map1����������������"reserved-memory+/vpu_dma_mem_region@b7000000shared-dma-poolD�P6@timerarm,armv8-timer0H

Gsoc+simple-bus/clock-controller@10000000mediatek,mt8173-topckgenD�power-controller@10001000 mediatek,mt8173-infracfgsysconD�^power-controller@10003000mediatek,mt8173-pericfgsysconD0�^syscfg_pctl_a@10005000%mediatek,mt8173-pctl-a-syscfgsysconDPpinctrl@1000b000mediatek,mt8173-pinctrlD�k�����$H���%�EC_INT_1V8SD_CD_LALC5514_IRQALC5650_IRQAP_FLASH_WP_LSFINSFCS0SFHOLDSFOUTSFCKWRAP_EVENT_S_EINT10PMU_INTI2S2_WS_ALC5650I2S2_BCK_ALC5650PWR_BTN_1V8DA9212_IRQIDDIGWATCHDOGCECHDMISCKHDMISDHTPLGMSDC3_DAT0MSDC3_DAT1MSDC3_DAT2MSDC3_DAT3MSDC3_CLKMSDC3_CMDUSB_C0_OC_FLAGBUSBA_OC1_LPS8640_1V2_ENABLETHERM_ALERT_NPANEL_LCD_POWER_ENANX7688_CHIP_PD_CEC_IN_RW_1V8ANX7688_1V_EN_CUSB_DP_HPD_CTPM_DAVINT_NMARVELL8897_IRQEN_USB_A0_PWRUSBA_A0_OC_LEN_PP3300_DX_EDPSOC_I2C2_1V8_SDA_400KSOC_I2C2_1V8_SCL_400KSOC_I2C0_1V8_SDA_400KSOC_I2C0_1V8_SCL_400KEMMC_ID1EMMC_ID0MEM_CONFIG3EMMC_ID2MEM_CONFIG1MEM_CONFIG2BRD_ID2MEM_CONFIG0BRD_ID0BRD_ID1EMMC_DAT0EMMC_DAT1EMMC_DAT2EMMC_DAT3EMMC_DAT4EMMC_DAT5EMMC_DAT6EMMC_DAT7EMMC_CLKEMMC_CMDEMMC_RCLKPLT_RST_LLID_OPEN_1V8_LAUDIO_SPI_MISO_RAC_OK_1V8SD_DATA0SD_DATA1SD_DATA2SD_DATA3SD_CLKSD_CMDPWRAP_SPI0_MIPWRAP_SPI0_MOPWRAP_SPI0_CKPWRAP_SPI0_CSNWIFI_PDNRTC32K_1V8DISP_PWM0TOUCHSCREEN_INT_LSRCLKENA0SRCLKENA1PS8640_MODE_CONFTOUCHSCREEN_RESET_RPLATFORM_PROCHOT_LPANEL_POWER_ENREC_MODE_LEC_FW_UPDATE_LACCEL2_INT_LHDMI_DP_INTACCELGYRO3_INT_LACCELGYRO4_INT_LSPI_EC_CLKSPI_EC_MISPI_EC_MOSPI_EC_CSNSOC_I2C3_1V8_SDA_400KSOC_I2C3_1V8_SCL_400KPS8640_SYSRSTN_1V8APIN_MAX98090_DOUT2TP_INT_1V8_L_RRST_USB_HUB_RBT_WAKE_LACCEL1_INT_LTABLET_MODE_LV_UP_IN_L_RV_DOWN_IN_L_RSOC_I2C1_1V8_SDA_1MSOC_I2C1_1V8_SCL_1MPS8640_PDN_1V8MAX98090_LRCLKMAX98090_BCLKMAX98090_MCLKAPOUT_MAX98090_DINAPIN_MAX98090_DOUTSOC_I2C4_1V8_SDA_400KSOC_I2C4_1V8_SCL_400KxxxLpins1���i2c0pins1�-.i2c1'pins1�}~da9211_pins�i2c2(pins1�+,i2c3-pins1�jki2c4pins1���i2c60pins1�deaud_i2s2bpins1�����
��bl_fixed_pinsWpins1� !bt_wake_pinspins1�wdisp_pwm0_pinsVpins1�W!gpio_keys_pinsXvolume_pins�{|tablet_mode_pins�yhdmi_mux_pinspins1�$pins2�b,mmc0default2pins_cmd_dat$�9:;<=>?@Bpins_clk�A�pins_rst�Dmmc1default6pins_cmd_dat�IJKLN�8fpins_clk�M�8pins_insert�pins_wp�*�mmc3default:pins_dat��8fpins_cmd��8fpins_clk��8mmc03pins_cmd_dat$�9:;<=>?@B�8epins_clk�A8�epins_ds�C8
�epins_rst�Dmmc17pins_cmd_dat�IJKLN�8fpins_clk�M8�fmmc3;pins_dat��8fpins_cmd��8fpins_clk�8�fnor,pins1��8pins2�8pins_clk�	�8panel_fixed_pins\pins1�)ps8640_pins"pins1�\sps8640_fixed_pins]pins1�rt5650_irq!pins1��sdio_fixed_3v3_pins^pins1�U!spi1)pins1�pins_spi�fghitrackpad_irq.pins1�u�usbBpins1�e,wifi_wake_pinspins1�&syscon@10006000sysconsimple-mfdD`Gpower-controller!mediatek,mt8173-power-controller+G1power-domain@0D�U�mmGpower-domain@1D�UX�mmvencGpower-domain@2D�U�mmGpower-domain@3D�U�mmG[power-domain@4D�Ui
�mmvencltGpower-domain@5DGpower-domain@6DGpower-domain@7D��mfg+Gmpower-domain@8D+Gpower-domain@9D	G[watchdog@10007000(mediatek,mt8173-wdtmediatek,mt6589-wdtDptimer@10008000,mediatek,mt8173-timermediatek,mt6577-timerD�H��xpwrap@1000d000mediatek,mt8173-pwrapD�{pwrapH���pwrap�
	�spiwrapmt6397mediatek,mt6397+H��clocksmediatek,mt6397-clk�pinctrlmediatek,mt6397-pinctrl���regulatorsmediatek,mt6397-regulatorbuck_vpca15�vpca15�
�`��p�0��
buck_vpca7�vpca7�
�`��p�0�s�buck_vsramca15
�vsramca15�
�`��p�0��buck_vsramca7	�vsramca7�
�`��p�0��
buck_vcore�vcore�
�`��p�0��buck_vgpu�vgpu�
�`��p�0�sbuck_vdrm�vdrm�O��\��0��buck_vio18�vio18�� �6`�0��5ldo_vtcxo�vtcxo�ldo_va28�va28ldo_vcama�vcama�w@�w@� ldo_vio28�vio28�ldo_vusb�vusbAldo_vmc�vmc�w@�2Z��9ldo_vmch�vmch�-��2Z��8ldo_vemc3v3	�vemc_3v3�-��2Z��4ldo_vgp1�vcamd�w@�w@�ldo_vgp2�vcamio�2Z��2Z��$ldo_vgp3�vcamaf�w@�w@�=ldo_vgp4�vgp4�O��2Z��ldo_vgp5�vgp5�O��-��ldo_vgp6�vgp6�2Z��2Z���/ldo_vibr�vibr�� �2Z��rtcmediatek,mt6397-rtcsyscfg_pctl_pmic@c000(mediatek,mt6397-pctl-pmic-syscfgsysconD�cec@10013000mediatek,mt8173-cecD0�H��	4okayvpu@10020000mediatek,mt8173-vpu D{tcmcfg_regH��g�main;Fintpol-controller@10200620.mediatek,mt8173-sysirqmediatek,mt6577-sysirq��D   iommu@10205000mediatek,mt8173-m4uD PH���bclkIXEefuse@10206000mediatek,mt8173-efuseD `+calib@528D(+clock-controller@10209000mediatek,mt8173-apmixedsysD ��hdmi-phy@10209100mediatek,mt8173-hdmi-phyD �$��pll_ref�hdmitx_dig_ctset��4okayMmailbox@10212000mediatek,mt8173-gceD! H���gce�Cdsi-phy@10215000mediatek,mt8173-mipi-txD!P�
�mipi_tx0_pll��4okayGdsi-phy@10216000mediatek,mt8173-mipi-txD!`�
�mipi_tx1_pll��	4disabledIinterrupt-controller@10221000arm,gic-400��@D""  "@ "` H	auxadc@11001000mediatek,mt8173-auxadcD��main�*serial@11002000*mediatek,mt8173-uartmediatek,mt6577-uartD HS�$	�baudbus4okayserial@11003000*mediatek,mt8173-uartmediatek,mt6577-uartD0HT�%	�baudbus	4disabledserial@11004000*mediatek,mt8173-uartmediatek,mt6577-uartD@HU�&	�baudbus	4disabledserial@11005000*mediatek,mt8173-uartmediatek,mt6577-uartDPHV�'	�baudbus	4disabledi2c@11007000mediatek,mt8173-i2c Dpp�HL��
	�maindma�default�+4okay�
@audio-codec@1arealtek,rt5650D�� H�default�!��_edp-bridge@8parade,ps8640D"2s�default�">#K$ports+port@0DendpointX%Hport@1DendpointX&[i2c@11008000mediatek,mt8173-i2c D�p��HM��
	�maindma�default�'+4okay��`da9211@68dlg,da9211DhHregulatorsBUCKA�VBUCKA�
�`��0h��C#��'�BUCKB�VBUCKB�
�`��0h��-��'i2c@11009000mediatek,mt8173-i2c D�p�HN��
	�maindma�default�(+4okaytpm@20infineon,slb9645ttD �spi@1100a000mediatek,mt8173-spi+D�Hn�4\�parent-clksel-clkspi-clk4okay�default�)�ec@0google,cros-ec-spiD��H��i2c-tunnel0google,cros-ec-i2c-tunnel�+sbs-battery@bsbs,sbs-batteryDkeyboard-controllergoogle,cros-ec-keyb,<
ODi;<=>?@A	B	CD}0Y1

d"#(\V
|})	�+^a !%$'	&
+,./-32*5	49		

8lj6	githermal@1100b000vmediatek,mt8173-thermalD�HF�
�thermauxadc��*��+�calibration-data�
�spi@1100d000mediatek,mt8173-norD���!r�spisf+4okay�default�,flash@0jedec,spi-norD���i2c@11010000mediatek,mt8173-i2c Dp��HO��
	�maindma�default�-+4okay��touchscreen@10elan,ekth3500DHXtouchscreen@34melfas,mip4_tsD4HXtouchscreen@20
hid-over-i2cD � HXi2c@11011000mediatek,mt8173-i2c Dp�HP��
	�maindma�default�.+4okay��trackpad@15elan,ekth3000HuD�/trackpad@2c
hid-over-i2cHuD,� �/i2c@11012000mediatek,mt8173-hdmi-ddcHQD ��ddc-i2cci2c@11013000mediatek,mt8173-i2c D0p��HR��#
	�maindma�default�0+	4disabledaudio-controller@11220000mediatek,mt8173-afe-pcmD"H�1P�dey�����b�infra_sys_audio_clktop_pdn_audiotop_pdn_aud_intbusbck0bck1i2s0_mi2s1_mi2s2_mi2s3_mi2s3_bmn-ammc@11230000mediatek,mt8173-mmcD#HG�_�sourcehclk4okay�defaultstate_uhs�2D3N���Xjy��@���	4	5`-&	mmc@11240000mediatek,mt8173-mmcD$HH�R�sourcehclk4okay�defaultstate_uhs�6D7N���	,	=	J	X	8	9	a*mmc@11250000mediatek,mt8173-mmcD%HI�R�sourcehclk	4disabledmmc@11260000mediatek,mt8173-mmcD&HJ�u�sourcehclk4okay�defaultstate_uhs�:D;N���	,	=	J	j	�	�	<	=		�+btmrvl@2marvell,sd8897-btDHw	�
	�dmwifiex@1marvell,sd8897DH&	�usb@11271000#mediatek,mt8173-mtu3mediatek,mtu3 D'0(	{macippcH@	�>?@1�^�sys_ckref_ck	�+/4okay	�host
Ausb@11270000'mediatek,mt8173-xhcimediatek,mtk-xhciD'{macHs1�^�sys_ckref_ck4okay�default�B
At-phy@11290000mediatek,mt8173-u3phyD)+/4okayusb-phy@11290800D)��ref�4okay>usb-phy@11290900D)	��ref�4okay?usb-phy@11291000D)��ref�4okay@syscon@14000000mediatek,mt8173-mmsyssysconD1U
ׄ�
#CC
*CDrdma@14001000-mediatek,mt8173-mdp-rdmamediatek,mt8173-mdpD�DD1
BE
I
WFrdma@14002000mediatek,mt8173-mdp-rdmaD �DD1
BE�
Irsz@14003000mediatek,mt8173-mdp-rszD0�D1rsz@14004000mediatek,mt8173-mdp-rszD@�D1rsz@14005000mediatek,mt8173-mdp-rszDP�D1wdma@14006000mediatek,mt8173-mdp-wdmaD`�D1
BE
Iwrot@14007000mediatek,mt8173-mdp-wrotDp�D1
BE
Iwrot@14008000mediatek,mt8173-mdp-wrotD��D
1
BE�
Iovl@1400c000mediatek,mt8173-disp-ovlD�H�1�D
BE
I
*C�ovl@1400d000mediatek,mt8173-disp-ovlD�H�1�D
BE�
I
*C�rdma@1400e000mediatek,mt8173-disp-rdmaD�H�1�D
BE
I
*C�rdma@1400f000mediatek,mt8173-disp-rdmaD�H�1�D
BE�
I
*C�rdma@14010000mediatek,mt8173-disp-rdmaDH�1�D
BE�
I
*Cwdma@14011000mediatek,mt8173-disp-wdmaDH�1�D
BE
I
*Cwdma@14012000mediatek,mt8173-disp-wdmaD H�1�D
BE�
I
*C color@14013000mediatek,mt8173-disp-colorD0H�1�D
*C0color@14014000mediatek,mt8173-disp-colorD@H�1�D
*C@aal@14015000mediatek,mt8173-disp-aalDPH�1�D
*CPgamma@14016000mediatek,mt8173-disp-gammaD`H�1�D
*C`merge@14017000mediatek,mt8173-disp-mergeDp1�Dsplit@14018000mediatek,mt8173-disp-splitD�1�Dsplit@14019000mediatek,mt8173-disp-splitD�1�Dufoe@1401a000mediatek,mt8173-disp-ufoeD�H�1�Ddsi@1401b000mediatek,mt8173-dsiD�H�1�D$D%G�enginedigitalhs	�G
ddphy4okayportsportendpointXH%dsi@1401c000mediatek,mt8173-dsiD�H�1�D&D'I�enginedigitalhs	�I
ddphy	4disableddpi@1401d000mediatek,mt8173-dpiD�H�1�D(D)�pixelenginepll4okayportendpointXJNpwm@1401e000mediatek,mt8173-disp-pwmD�
n�D!D �mainmm4okayTpwm@1401f000mediatek,mt8173-disp-pwmD�
n�D#D"�mainmm	4disabledmutex@14020000mediatek,mt8173-disp-mutexDH�1�D
y56larb@14021000mediatek,mt8173-smi-larbD
�K1�DD�apbsmismi@14022000mediatek,mt8173-smi-commonD 1�DD�apbsmiKod@14023000mediatek,mt8173-disp-odD0�Dhdmi@14025000mediatek,mt8173-hdmiDPH� �D,D-D.D/�pixelpllbclkspdif�default�L	�M
dhdmi
�D	s-M4okay`ports+port@0DendpointXNJport@1DendpointXOdlarb@14027000mediatek,mt8173-smi-larbDp
�K1�D2D2�apbsmiclock-controller@15000000mediatek,mt8173-imgsyssysconD�Plarb@15001000mediatek,mt8173-smi-larbD
�K1�PP�apbsmiclock-controller@16000000mediatek,mt8173-vdecsyssysconD�Qvcodec@16000000mediatek,mt8173-vcodec-dec�D 0@Phpx�H�
I@
BE E!E%E&E'E"E#E$
WF1@�
>lWMiNZ�vcodecpllunivpll_d2clk_cci400_selvdec_selvdecpllvencpllvenc_lt_selvdec_bus_clk_src(ilW
-N>M
XU��/�larb@16010000mediatek,mt8173-smi-larbD
�K1�QQ�apbsmiclock-controller@18000000mediatek,mt8173-vencsyssysconD�Rlarb@18001000mediatek,mt8173-smi-larbD
�K1�RR�apbsmivcodec@18002000mediatek,mt8173-vcodec-encD H�
IX
BE`EaEbEcEdEiEjEkElEmEn
WF�X	�venc_selX-Mjpegdec@18004000mediatek,mt8173-jpgdecD@H��RR�jpgdec-smijpgdec1
I
BEgEhclock-controller@19000000!mediatek,mt8173-vencltsyssysconD�Slarb@19001000mediatek,mt8173-smi-larbD
�K1�SS�apbsmivcodec@19002000mediatek,mt8173-vcodec-enc-vp8D H�H
BE�E�E�E�E�E�E�E�E�
I
WF�i�venc_lt_seli-Nmemory@400000008memoryD@�backlightpwm-backlight
�TB@
�U
�_�default�V4okayZfixedregulator2regulator-fixed	�bl_fixed�w@�w@
��
�
� �default�WUchosen
�serial0:115200n8gpio-keys
gpio-keys�default�XlidLid,E	%powerPower,	t5%tablet_modeTablet_mode,y	%volume_downVolume_down,{	rvolume_up
Volume_up,|	spanellg,lp120up1
�YGZportendpointX[&regulator1regulator-fixed
�PANEL_3V3�2Z��2Z�
�
�)�default�\Yregulator2regulator-fixed�PS8640_1V2�O��O��
�Q
��default�]#fixedregulator0regulator-fixed�3V3�2Z��2Z�
�U�default�^<soundmediatek,mt8173-rt5650c_`xa�default�b�codec-capture�_connectorhdmi-connectorhdmi?a�cportendpointXdO	compatibleinterrupt-parent#address-cells#size-cellsmodelovl0ovl1rdma0rdma1rdma2wdma0wdma1color0color1split0split1dpi0dsi0dsi1mdp-rdma0mdp-rdma1mdp-rsz0mdp-rsz1mdp-rsz2mdp-wdma0mdp-wrot0mdp-wrot1serial0serial1serial2serial3mmc0mmc1mmc2opp-sharedphandleopp-hzopp-microvoltcpudevice_typeregenable-methodcpu-idle-states#cooling-cellsdynamic-power-coefficientclocksclock-namesoperating-points-v2capacity-dmips-mhzproc-supplysram-supplyentry-methodlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usarm,psci-suspend-paraminterruptsinterrupt-affinitycpu_suspendcpu_offcpu_on#clock-cellsclock-frequencyclock-output-namespolling-delay-passivepolling-delaythermal-sensorssustainable-powertemperaturehysteresistripcooling-devicecontributionrangesalignmentno-maparm,no-tick-in-suspend#reset-cellsmediatek,pctl-regmappins-are-numberedgpio-controller#gpio-cellsinterrupt-controller#interrupt-cellsgpio-line-namespinmuxinput-enablebias-pull-downbias-disablebias-pull-upoutput-lowoutput-highdrive-strength#power-domain-cellsmediatek,infracfgdomain-supplyreg-namesresetsreset-namesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-always-onregulator-allowed-modesregulator-enable-ramp-delaystatusmemory-regionmediatek,larbs#iommu-cellsmediatek,ibiasmediatek,ibias_up#phy-cells#mbox-cells#io-channel-cellsclock-divpinctrl-namespinctrl-0avdd-supplycpvdd-supply#sound-dai-cellsrealtek,dmic1-data-pinrealtek,jd-modepowerdown-gpiosreset-gpiosvdd12-supplyvdd33-supplyremote-endpointregulator-min-microampregulator-max-microamppowered-while-suspendedmediatek,pad-selectspi-max-frequencygoogle,cros-ec-spi-msg-delaygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymap#thermal-sensor-cellsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namesbank0-supplybank1-supplyhid-descr-addrvcc-supplywakeup-sourcepower-domainsassigned-clocksassigned-clock-parentspinctrl-1bus-widthcap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vcap-mmc-hw-reseths400-ds-delaymediatek,hs200-cmd-int-delaymediatek,hs400-cmd-int-delaymediatek,hs400-cmd-resp-sel-risingvmmc-supplyvqmmc-supplynon-removablecap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104cd-gpioswp-gpioskeep-power-in-suspendenable-sdio-wakeupcap-sdio-irqcap-power-off-cardmarvell,wakeup-pinmarvell,wakeup-gap-msphysmediatek,syscon-wakeupdr_modevusb33-supplyassigned-clock-ratesmboxesmediatek,gce-client-regiommusmediatek,larbmediatek,vpuphy-names#pwm-cellsmediatek,gce-eventsmediatek,smimediatek,syscon-hdmipwmspower-supplyenable-gpiosstartup-delay-usenable-active-highgpiostdout-pathlabellinux,codelinux,input-typegpio-key,wakeupdebounce-intervalbacklightregulator-boot-onmediatek,audio-codecmediatek,platformmediatek,mclksound-daiddc-i2c-bus

Выполнить команду


Для локальной разработки. Не используйте в интернете!