PHP WebShell

Текущая директория: /usr/lib/firmware/5.15.0-160-generic/device-tree/mediatek

Просмотр файла: mt8183-evb.dtb

�
���E8��(��p$mediatek,mt8183-evbmediatek,mt8183+!7MediaTek MT8183 evaluation boardaliases=/soc/i2c@11007000B/soc/i2c@11011000G/soc/i2c@11009000L/soc/i2c@1100f000Q/soc/i2c@11008000V/soc/i2c@11016000[/soc/i2c@11005000`/soc/i2c@1101a000e/soc/i2c@1101b000j/soc/i2c@11014000o/soc/i2c@11015000u/soc/i2c@11017000{/soc/ovl@14008000�/soc/ovl@14009000�/soc/ovl@1400a000�/soc/rdma@1400b000�/soc/rdma@1400c000�/soc/serial@11002000cpus+cpu-mapcluster0core0�core1�core2�core3�cluster1core0�core1�core2�core3�	cpu@0�cpuarm,cortex-a53��psci���
�Tcpu@1�cpuarm,cortex-a53��psci���
�Tcpu@2�cpuarm,cortex-a53��psci���
�Tcpu@3�cpuarm,cortex-a53��psci���
�Tcpu@100�cpuarm,cortex-a73��psci��
��cpu@101�cpuarm,cortex-a73��psci��
��cpu@102�cpuarm,cortex-a73��psci��
��cpu@103�cpuarm,cortex-a73��psci��
��	idle-statespscicpu-sleeparm,idle-state'8O�`�p 
cluster-sleep-0arm,idle-state'8O�`�p�cluster-sleep-1arm,idle-state'8O�`�popp_table0operating-points-v2�Aopp-300000000���	�h�Popp-320000000���	���Popp-340000000�C��	�<�Popp-360000000�u*�	Ҧ�Popp-380000000��W�	��Popp-400000000�ׄ�
z�Popp-420000000���
��Popp-460000000�k�
L��Popp-500000000��e�
}��Popp-540000000� /��
�`�Popp-580000000�"��
�4�Popp-620000000�$�s��Popp-653000000�&�@�YF�Popp-698000000�)������
A�opp-743000000�,IG���
�6opp-800000000�/����Hpmu-a53arm,cortex-a53-pmu
�pmu-a73arm,cortex-a73-pmu
�psci
arm,psci-1.0�smcfixed-factor-clock-13mfixed-factor-clock�����clk13moscillatorfixed-clock������clk26mtimerarm,armv8-timer
@�

soc+simple-bus�soc_data@8000000%mediatek,mt8183-efusemediatek,efuse�+	�disabledinterrupt-controller@c000000arm,gic-v3
P� @ AB �	
ppi-partitionsinterrupt-partition-0,interrupt-partition-1,	syscon@c530000mediatek,mt8183-mcucfgsyscon�S�interrupt-controller@c530a80.mediatek,mt8183-sysirqmediatek,mt6577-sysirq
�S
�Psyscon@10000000 mediatek,mt8183-topckgensyscon��syscon@10001000 mediatek,mt8183-infracfgsyscon��5syscon@10003000mediatek,mt8183-pericfgsyscon�0�6pinctrl@10005000mediatek,mt8183-pinctrl��P���������DBiocfg0iocfg1iocfg2iocfg3iocfg4iocfg5iocfg6iocfg7iocfg8eintL\h���i2c0#pins_i2ctRS{�i2c1.pins_i2ctQT{�i2c2%pins_i2ctgh{�i2c3,pins_i2ct23{�i2c4$pins_i2ctij{�i2c51pins_i2ct01{�spi0&pins_spitUVWX�mmc0default7pins_cmd_dat$t{�}�~��z��pins_clkt|�pins_rstt��mmc08pins_cmd_dat$t{�}�~��z��
�epins_clkt|�
�fpins_dst��
�fpins_rstt��
�mmc1default;pins_cmd_datt "!��pins_clkt��pins_pmut���mmc1<pins_cmd_datt "!���epins_clkt��f�spi1-pins_spit�����spi2/pins_spit^�spi30pins_spit�spi42pins_spit�spi53pins_spit
�pwm1+pins_pwmtZsyscon@10006000sysconsimple-mfd�`�power-controller!mediatek,mt8183-power-controller+�*power-domain@0��/7audioaudio1audio2�power-domain@1��power-domain@2��mfg+�power-domain@3�+�/power-domain@4��power-domain@5��power-domain@6��power-domain@7�X�	5mmmm-0mm-1mm-2mm-3mm-4mm-5mm-6mm-7mm-8mm-9=+�power-domain@8�@�	.camcam-0cam-1cam-2cam-3cam-4cam-5cam-6=�power-domain@9�	�"	ispisp-0isp-1=�power-domain@10�
=�power-domain@11�=�power-domain@12�@�&#-vpuvpu1vpu-0vpu-1vpu-2vpu-3vpu-4vpu-5=+�power-domain@13�
�$vpu2�power-domain@14��%vpu3�watchdog@10007000mediatek,mt8183-wdt�p5syscon@1000c000"mediatek,mt8183-apmixedsyssyscon���(pwrap@1000d000mediatek,mt8183-pwrap��Bpwrap���)	spiwrapmt6358mediatek,mt6358��mt6358codecmediatek,mt6358-soundmt6358regulatormediatek,mt6358-regulatorbuck_vdram1Jvdram1Y� q�L�0����buck_vcoreJvcoreY� q���j����buck_vpaJvpaY� q7����P���buck_vproc11Jvproc11Y� q���j����buck_vproc12Jvproc12Y� q���j����buck_vgpuJvgpuY� q���j���buck_vs2Jvs2Y� q�L�0���buck_vmodemJvmodemY� q���j����buck_vs1Jvs1YB@q'{l�0���ldo_vdram2Jvdram2Y	'�qw@��ldo_vsim1Jvsim1Y�q/M`�ldo_vibrJvibrYO�q2Z��<ldo_vrf12regulator-fixedJvrf12YO�qO��xldo_vio18regulator-fixedJvio18Yw@qw@�
��:ldo_vusbJvusbY-�q/M`��ldo_vcamioregulator-fixedJvcamioYw@qw@�Eldo_vcamdJvcamdY
��qw@�Eldo_vcn18regulator-fixedJvcn18Yw@qw@�ldo_vfe28regulator-fixedJvfe28Y*��q*���ldo_vsram_proc11
Jvsram_proc11Y� q���j���ldo_vcn28regulator-fixedJvcn28Y*��q*���ldo_vsram_others
Jvsram_othersY� q���j���ldo_vsram_gpu
Jvsram_gpuY� q���j��Bldo_vxo22regulator-fixedJvxo22Y!��q!���x�ldo_vefuseJvefuseY�q���ldo_vaux18regulator-fixedJvaux18Yw@qw@�ldo_vmchJvmchY,@ q2Z��<=ldo_vbif28regulator-fixedJvbif28Y*��q*���ldo_vsram_proc12
Jvsram_proc12Y� q���j���ldo_vcama1Jvcama1Yw@q-��Eldo_vemcJvemcY,@ q2Z��<9ldo_vio28regulator-fixedJvio28Y*��q*���ldo_va12regulator-fixedJva12YO�qO���ldo_vrf18regulator-fixedJvrf18Yw@qw@�xldo_vcn33_bt	Jvcn33_btY2Z�q5g��ldo_vcn33_wifiJvcn33_wifiY2Z�q5g��ldo_vcama2Jvcama2Yw@q-��Eldo_vmcJvmcYw@q2Z��<>ldo_vldo28Jvldo28Y*��q-��ldo_vaud28regulator-fixedJvaud28Y*��q*���ldo_vsim2Jvsim2Y�q/M`�mt6358rtcmediatek,mt6358-rtcscp@10500000mediatek,mt8183-scp �P\��	Bsramcfg���main�	�disabledtimer@10017000,mediatek,mt8183-timermediatek,mt6765-timer�p���iommu@10205000mediatek,mt8183-m4u� P��� !"Dmailbox@10238000mediatek,mt8183-gce�#�@���gceCauxadc@11001000.mediatek,mt8183-auxadcmediatek,mt8173-auxadc��#main�okay'serial@11002000*mediatek,mt8183-uartmediatek,mt6577-uart� �[�	baudbus�okayserial@11003000*mediatek,mt8183-uartmediatek,mt6577-uart�0�\�	baudbus	�disabledserial@11004000*mediatek,mt8183-uartmediatek,mt6577-uart�@�]�	baudbus	�disabledi2c@11005000mediatek,mt8183-i2c �P��W�W*	maindma�+	�disabledi2c@11007000mediatek,mt8183-i2c �p���Q�
*	maindma�+�okay.default<#���i2c@11008000mediatek,mt8183-i2c ����R�*G
maindmaarb�+�okay.default<$�B@i2c@11009000mediatek,mt8183-i2c �����S�*I
maindmaarb�+�okay.default<%���spi@1100a000mediatek,mt8183-spi+���x�6parent-clksel-clkspi-clk�okay.default<&Fthermal@1100b000Zmediatek,mt8183-thermal���	#
thermauxadcp�Lw'�(�)�calibration-dataHpwm@1100e000mediatek,mt8183-disp-pwm�����*��5mainmmpwm@11006000mediatek,mt8183-pwm�`�0�topmainpwm1pwm2pwm3pwm4�okay<+.defaulti2c@1100f000mediatek,mt8183-i2c ����T�
*	maindma�+�okay.default<,���spi@11010000mediatek,mt8183-spi+��|�68parent-clksel-clkspi-clk�okay.default<-Fi2c@11011000mediatek,mt8183-i2c ����U�9*	maindma�+�okay.default<.���spi@11012000mediatek,mt8183-spi+� ���6;parent-clksel-clkspi-clk�okay.default</Fspi@11013000mediatek,mt8183-spi+�0���6<parent-clksel-clkspi-clk�okay.default<0Fi2c@11014000mediatek,mt8183-i2c �@�����H*G
maindmaarb�+	�disabledi2c@11015000mediatek,mt8183-i2c �P����J*I
maindmaarb�+	�disabledi2c@11016000mediatek,mt8183-i2c �`��V�D*E
maindmaarb�+�okay.default<1�B@i2c@11017000mediatek,mt8183-i2c �p�����F*E
maindmaarb�+	�disabledspi@11018000mediatek,mt8183-spi+�����6Kparent-clksel-clkspi-clk�okay.default<2Fspi@11019000mediatek,mt8183-spi+�����6Lparent-clksel-clkspi-clk�okay.default<3Fi2c@1101a000mediatek,mt8183-i2c �����X�b*	maindma�+	�disabledi2c@1101b000mediatek,mt8183-i2c ����Y�c*	maindma�+	�disabledusb@11201000#mediatek,mt8183-mtu3mediatek,mtu3 � . >	Bmacippc�H�45�=Zsys_ckref_ck�6 e+�	�disabledusb@11200000'mediatek,mt8183-xhcimediatek,mtk-xhci� Bmac�I�=Zsys_ckref_ck	�disabledsyscon@11220000 mediatek,mt8183-audiosyssyscon�"�mmc@11230000mediatek,mt8183-mmc �#��M�sourcehclksource_cg�okay.defaultstate_uhs<7�8���!0?PX^(m9y:��U�mmc@11240000mediatek,mt8183-mmc �$��N�	(sourcehclksource_cg�okay.defaultstate_uhs<;�<��������Xm=y>��dsi-phy@11e50000mediatek,mt8183-mipi-tx���(�$
�mipi_tx0_pll�?�calibration-dataEefuse@11f10000%mediatek,mt8183-efusemediatek,efuse��+calib@180��)calib@190��?t-phy@11f40000.mediatek,mt8183-tphymediatek,generic-tphy-v2+���okayusb-phy@0��ref$/�okay4usb-phy@700�	�ref$�okay5syscon@13000000mediatek,mt8183-mfgcfgsyscon���*@gpu@13040000&mediatek,mt8183-maliarm,mali-bifrost�@$�?jobmmugpu�@�***Ocore0core1core2bAv�Bsyscon@14000000mediatek,mt8183-mmsyssyscon���CC�Covl@14008000mediatek,mt8183-disp-ovl�����*��D��C�ovl@14009000mediatek,mt8183-disp-ovl-2l�����*��D��C�ovl@1400a000mediatek,mt8183-disp-ovl-2l�����*��D��C�rdma@1400b000mediatek,mt8183-disp-rdma�����*��D���C�rdma@1400c000mediatek,mt8183-disp-rdma�����*��D���C�color@1400e0006mediatek,mt8183-disp-colormediatek,mt8173-disp-color�����*��C�ccorr@1400f000mediatek,mt8183-disp-ccorr�����*��C�aal@140100002mediatek,mt8183-disp-aalmediatek,mt8173-disp-aal����*��Cgamma@14011000mediatek,mt8183-disp-gamma����*��Cdither@14012000mediatek,mt8183-disp-dither� ���*��C dsi@14014000mediatek,mt8183-dsi�@���*�@� Eenginedigitalhs�E�dphy	�disabledmutex@14016000mediatek,mt8183-disp-mutex�`���*���larb@14017000mediatek,mt8183-smi-larb�p=��*apbsmismi@14019000mediatek,mt8183-smi-common�� �apbsmigals0gals1�*syscon@15020000mediatek,mt8183-imgsyssyscon��larb@15021000mediatek,mt8183-smi-larb�=�		
apbsmigals�*	!larb@1502f000mediatek,mt8183-smi-larb��=�	
apbsmigals�*	syscon@16000000mediatek,mt8183-vdecsyssyscon��Flarb@16010000mediatek,mt8183-smi-larb�=�FFapbsmi�*
syscon@17000000mediatek,mt8183-vencsyssyscon��Glarb@17010000mediatek,mt8183-smi-larb�=�GGapbsmi�* syscon@19000000 mediatek,mt8183-ipu_connsyscon��syscon@19010000mediatek,mt8183-ipu_adlsyscon��syscon@19180000!mediatek,mt8183-ipu_core0syscon��syscon@19280000!mediatek,mt8183-ipu_core1syscon�(�syscon@1a000000mediatek,mt8183-camsyssyscon��larb@1a001000mediatek,mt8183-smi-larb�=�
apbsmigals�*"larb@1a002000mediatek,mt8183-smi-larb� =�		
apbsmigals�*thermal-zonescpu-thermald"�0H@�tripstrip-point0R	�^��passivetrip-point1R8�^��passiveIcpu-critR�8^�	�criticalcooling-mapsmap0iI0n��������������������������������}map1iI0n������������������������	��������}tzts1"0H@�tripscooling-mapstzts2"0H@�tripscooling-mapstzts3"0H@�tripscooling-mapstzts4"0H@�tripscooling-mapstzts5"0H@�tripscooling-mapstztsABB"0H@�tripscooling-mapsmemory@40000000�memory�@�chosen�serial0:921600n8reserved-memory+�memory@50000000shared-dma-pool�P��	compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8i2c9i2c10i2c11ovl0ovl-2l0ovl-2l1rdma0rdma1serial0cpudevice_typeregenable-methodcapacity-dmips-mhzcpu-idle-statesdynamic-power-coefficient#cooling-cellsphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltinterrupts#clock-cellsclocksclock-divclock-multclock-output-namesclock-frequencyrangesstatus#interrupt-cellsinterrupt-controlleraffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangespinmuxmediatek,pull-up-advmediatek,drive-strength-advbias-disableinput-enablebias-pull-upbias-pull-downdrive-strengthoutput-high#power-domain-cellsclock-namesmediatek,infracfgdomain-supplymediatek,smiregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-enable-ramp-delayregulator-always-onregulator-allowed-modesmemory-regionmediatek,larbs#iommu-cells#mbox-cells#io-channel-cellspinctrl-namespinctrl-0mediatek,pad-select#thermal-sensor-cellsresetsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namespower-domains#pwm-cellsphysmediatek,syscon-wakeuppinctrl-1bus-widthmax-frequencycap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vcap-mmc-hw-resetno-sdiono-sdhs400-ds-delayvmmc-supplyvqmmc-supplyassigned-clocksassigned-clock-parentsnon-removablecap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104cap-sdio-irqno-mmckeep-power-in-suspendenable-sdio-wakeup#phy-cellsmediatek,discthinterrupt-namespower-domain-namesoperating-points-v2mali-supplysram-supplymboxesmediatek,gce-client-regiommusmediatek,larbmediatek,rdma-fifo-sizemediatek,syscon-dsiphy-namesmediatek,gce-eventspolling-delay-passivepolling-delaythermal-sensorssustainable-powertemperaturehysteresistripcooling-devicecontributionstdout-pathno-map

Выполнить команду


Для локальной разработки. Не используйте в интернете!