PHP WebShell

Текущая директория: /usr/lib/firmware/5.15.0-160-generic/device-tree/mediatek

Просмотр файла: mt8183-pumpkin.dtb

�
���c8��(��`(mediatek,mt8183-pumpkinmediatek,mt8183+7Pumpkin MT8183aliases=/soc/i2c@11007000B/soc/i2c@11011000G/soc/i2c@11009000L/soc/i2c@1100f000Q/soc/i2c@11008000V/soc/i2c@11016000[/soc/i2c@11005000`/soc/i2c@1101a000e/soc/i2c@1101b000j/soc/i2c@11014000o/soc/i2c@11015000u/soc/i2c@11017000{/soc/ovl@14008000�/soc/ovl@14009000�/soc/ovl@1400a000�/soc/rdma@1400b000�/soc/rdma@1400c000�/soc/serial@11002000cpus+cpu-mapcluster0core0�core1�core2�core3�cluster1core0�core1�core2�core3�	cpu@0�cpuarm,cortex-a53��psci���
�Tcpu@1�cpuarm,cortex-a53��psci���
�Tcpu@2�cpuarm,cortex-a53��psci���
�Tcpu@3�cpuarm,cortex-a53��psci���
�Tcpu@100�cpuarm,cortex-a73��psci��

��cpu@101�cpuarm,cortex-a73��psci��

��cpu@102�cpuarm,cortex-a73��psci��

��cpu@103�cpuarm,cortex-a73��psci��

��	idle-states&pscicpu-sleeparm,idle-state3D[�l�| 
cluster-sleep-0arm,idle-state3D[�l�|�cluster-sleep-1arm,idle-state3D[�l�|
opp_table0operating-points-v2�=opp-300000000���	�h�Popp-320000000���	���Popp-340000000�C��	�<�Popp-360000000�u*�	Ҧ�Popp-380000000��W�	��Popp-400000000�ׄ�
z�Popp-420000000���
��Popp-460000000�k�
L��Popp-500000000��e�
}��Popp-540000000� /��
�`�Popp-580000000�"��
�4�Popp-620000000�$�s��Popp-653000000�&�@�YF�Popp-698000000�)������
A�opp-743000000�,IG���
�6opp-800000000�/����Hpmu-a53arm,cortex-a53-pmu�pmu-a73arm,cortex-a73-pmu�psci
arm,psci-1.0�smcfixed-factor-clock-13mfixed-factor-clock�����clk13moscillatorfixed-clock������clk26mtimerarm,armv8-timer@�

soc+simple-bussoc_data@8000000%mediatek,mt8183-efusemediatek,efuse�+	disabledinterrupt-controller@c000000arm,gic-v3#P� @ AB �	ppi-partitionsinterrupt-partition-08interrupt-partition-18	syscon@c530000mediatek,mt8183-mcucfgsyscon�S�interrupt-controller@c530a80.mediatek,mt8183-sysirqmediatek,mt6577-sysirq#�S
�Psyscon@10000000 mediatek,mt8183-topckgensyscon��syscon@10001000 mediatek,mt8183-infracfgsyscon��Asyscon@10003000mediatek,mt8183-pericfgsyscon�0�2pinctrl@10005000mediatek,mt8183-pinctrl��P���������DNiocfg0iocfg1iocfg2iocfg3iocfg4iocfg5iocfg6iocfg7iocfg8eintXht�#��i2c0&pins_i2c�RS��i2c1.pins_i2c�QT��i2c2(pins_i2c�gh��i2c3-pins_i2c�23��i2c4'pins_i2c�ij��i2c5/pins_i2c�01��i2c6%pins_cmd_dat�qr�mmc0-pins-default3pins_cmd_dat$�{�}�~��z���pins_clk�|��
pins_rst����mmc0-pins-uhs4pins_cmd_dat$�{�}�~��z���pins_clk�|��
pins_ds����
pins_rst����mmc1-pins-default7pins_cmd_dat� "!��
pins_clk���
pins_pmu���mmc1-pins-uhs8pins_cmd_dat� "!���
pins_clk���
�syscon@10006000sysconsimple-mfd�`�power-controller!mediatek,mt8183-power-controller+�,power-domain@0��/7audioaudio1audio2�power-domain@1��power-domain@2��mfg+�power-domain@3�+�)power-domain@4��power-domain@5��power-domain@6��power-domain@7�X�	5mmmm-0mm-1mm-2mm-3mm-4mm-5mm-6mm-7mm-8mm-97+�power-domain@8�@�	.camcam-0cam-1cam-2cam-3cam-4cam-5cam-67�power-domain@9�	�"	ispisp-0isp-17�power-domain@10�
7�power-domain@11�7�power-domain@12�@�&#-vpuvpu1vpu-0vpu-1vpu-2vpu-3vpu-4vpu-57+�power-domain@13�
�$vpu2�power-domain@14��%vpu3�watchdog@10007000mediatek,mt8183-wdt�pAsyscon@1000c000"mediatek,mt8183-apmixedsyssyscon���*pwrap@1000d000mediatek,mt8183-pwrap��Npwrap���)	spiwrapmt6358mediatek,mt6358#��mt6358codecmediatek,mt6358-soundmt6358regulatormediatek,mt6358-regulatorbuck_vdram1Dvdram1S� k�L�0����buck_vcoreDvcoreS� k���j����buck_vpaDvpaS� k7����P���buck_vproc11Dvproc11S� k���j����buck_vproc12Dvproc12S� k���j����buck_vgpuDvgpuS� k���j���buck_vs2Dvs2S� k�L�0���buck_vmodemDvmodemS� k���j����buck_vs1Dvs1SB@k'{l�0���ldo_vdram2Dvdram2S	'�kw@��ldo_vsim1Dvsim1S�k/M`�ldo_vibrDvibrSO�k2Z��<ldo_vrf12regulator-fixedDvrf12SO�kO��xldo_vio18regulator-fixedDvio18Sw@kw@�
��6ldo_vusbDvusbS-�k/M`��ldo_vcamioregulator-fixedDvcamioSw@kw@�Eldo_vcamdDvcamdS
��kw@�Eldo_vcn18regulator-fixedDvcn18Sw@kw@�ldo_vfe28regulator-fixedDvfe28S*��k*���ldo_vsram_proc11
Dvsram_proc11S� k���j���ldo_vcn28regulator-fixedDvcn28S*��k*���ldo_vsram_others
Dvsram_othersS� k���j���ldo_vsram_gpu
Dvsram_gpuS� k���j��>ldo_vxo22regulator-fixedDvxo22S!��k!���x�ldo_vefuseDvefuseS�k���ldo_vaux18regulator-fixedDvaux18Sw@kw@�ldo_vmchDvmchS,@ k2Z��<9ldo_vbif28regulator-fixedDvbif28S*��k*���ldo_vsram_proc12
Dvsram_proc12S� k���j���ldo_vcama1Dvcama1Sw@k-��Eldo_vemcDvemcS,@ k2Z��<5ldo_vio28regulator-fixedDvio28S*��k*���ldo_va12regulator-fixedDva12SO�kO���ldo_vrf18regulator-fixedDvrf18Sw@kw@�xldo_vcn33_bt	Dvcn33_btS2Z�k5g��ldo_vcn33_wifiDvcn33_wifiS2Z�k5g��ldo_vcama2Dvcama2Sw@k-��Eldo_vmcDvmcSw@k2Z��<:ldo_vldo28Dvldo28S*��k-��ldo_vaud28regulator-fixedDvaud28S*��k*���ldo_vsim2Dvsim2S�k/M`�mt6358rtcmediatek,mt6358-rtcscp@10500000mediatek,mt8183-scp �P\��	Nsramcfg���main�okaytimer@10017000,mediatek,mt8183-timermediatek,mt6765-timer�p���iommu@10205000mediatek,mt8183-m4u� P��� !"#$�@mailbox@10238000mediatek,mt8183-gce�#�@��
�gce?auxadc@11001000.mediatek,mt8183-auxadcmediatek,mt8173-auxadc��#mainokay)serial@11002000*mediatek,mt8183-uartmediatek,mt6577-uart� �[�	baudbusokayserial@11003000*mediatek,mt8183-uartmediatek,mt6577-uart�0�\�	baudbus	disabledserial@11004000*mediatek,mt8183-uartmediatek,mt6577-uart�@�]�	baudbus	disabledi2c@11005000mediatek,mt8183-i2c �P��W�W*	maindma�+okay(default6%���i2c@11007000mediatek,mt8183-i2c �p���Q�
*	maindma�+okay(default6&���i2c@11008000mediatek,mt8183-i2c ����R�*G
maindmaarb�+okay(default6'���i2c@11009000mediatek,mt8183-i2c �����S�*I
maindmaarb�+okay(default6(���spi@1100a000mediatek,mt8183-spi+���x�6parent-clksel-clkspi-clk	disabledthermal@1100b000@mediatek,mt8183-thermal���	#
thermauxadcV�L])m*�+�calibration-dataDpwm@1100e000mediatek,mt8183-disp-pwm�����,��5mainmmpwm@11006000mediatek,mt8183-pwm�`�0�topmainpwm1pwm2pwm3pwm4i2c@1100f000mediatek,mt8183-i2c ����T�
*	maindma�+okay(default6-���spi@11010000mediatek,mt8183-spi+��|�68parent-clksel-clkspi-clk	disabledi2c@11011000mediatek,mt8183-i2c ����U�9*	maindma�+okay(default6.���spi@11012000mediatek,mt8183-spi+� ���6;parent-clksel-clkspi-clk	disabledspi@11013000mediatek,mt8183-spi+�0���6<parent-clksel-clkspi-clk	disabledi2c@11014000mediatek,mt8183-i2c �@�����H*G
maindmaarb�+	disabledi2c@11015000mediatek,mt8183-i2c �P����J*I
maindmaarb�+	disabledi2c@11016000mediatek,mt8183-i2c �`��V�D*E
maindmaarb�+okay(default6/���i2c@11017000mediatek,mt8183-i2c �p�����F*E
maindmaarb�+	disabledspi@11018000mediatek,mt8183-spi+�����6Kparent-clksel-clkspi-clk	disabledspi@11019000mediatek,mt8183-spi+�����6Lparent-clksel-clkspi-clk	disabledi2c@1101a000mediatek,mt8183-i2c �����X�b*	maindma�+	disabledi2c@1101b000mediatek,mt8183-i2c ����Y�c*	maindma�+	disabledusb@11201000#mediatek,mt8183-mtu3mediatek,mtu3 � . >	Nmacippc�H�01�=Zsys_ckref_ck�2 e+	disabledusb@11200000'mediatek,mt8183-xhcimediatek,mtk-xhci� Nmac�I�=Zsys_ckref_ck	disabledsyscon@11220000 mediatek,mt8183-audiosyssyscon�"�mmc@11230000mediatek,mt8183-mmc �#��M�sourcehclksource_cgokay(defaultstate_uhs63�4�����%6>D(S5_6l|U�mmc@11240000mediatek,mt8183-mmc �$��N�	(sourcehclksource_cgokay(defaultstate_uhs67�8���������>S9_:���dsi-phy@11e50000mediatek,mt8183-mipi-tx���*�

�mipi_tx0_pll�;�calibration-dataAefuse@11f10000%mediatek,mt8183-efusemediatek,efuse��+calib@180��+calib@190��;t-phy@11f40000.mediatek,mt8183-tphymediatek,generic-tphy-v2+�okayusb-phy@0��ref
okay0usb-phy@700�	�ref
okay1syscon@13000000mediatek,mt8183-mfgcfgsyscon���,<gpu@13040000&mediatek,mt8183-maliarm,mali-bifrost�@$�%jobmmugpu�<�,,,5core0core1core2H=\h>syscon@14000000mediatek,mt8183-mmsyssyscon��t??{?ovl@14008000mediatek,mt8183-disp-ovl�����,��@�{?�ovl@14009000mediatek,mt8183-disp-ovl-2l�����,��@�{?�ovl@1400a000mediatek,mt8183-disp-ovl-2l�����,��@�{?�rdma@1400b000mediatek,mt8183-disp-rdma�����,��@��{?�rdma@1400c000mediatek,mt8183-disp-rdma�����,��@��{?�color@1400e0006mediatek,mt8183-disp-colormediatek,mt8173-disp-color�����,�{?�ccorr@1400f000mediatek,mt8183-disp-ccorr�����,�{?�aal@140100002mediatek,mt8183-disp-aalmediatek,mt8173-disp-aal����,�{?gamma@14011000mediatek,mt8183-disp-gamma����,�{?dither@14012000mediatek,mt8183-disp-dither� ���,�{? dsi@14014000mediatek,mt8183-dsi�@���,�@� Aenginedigitalhs�A�dphy	disabledmutex@14016000mediatek,mt8183-disp-mutex�`���,���larb@14017000mediatek,mt8183-smi-larb�p7��,apbsmismi@14019000mediatek,mt8183-smi-common�� �apbsmigals0gals1�,syscon@15020000mediatek,mt8183-imgsyssyscon��larb@15021000mediatek,mt8183-smi-larb�7�		
apbsmigals�,	#larb@1502f000mediatek,mt8183-smi-larb��7�	
apbsmigals�,	 syscon@16000000mediatek,mt8183-vdecsyssyscon��Blarb@16010000mediatek,mt8183-smi-larb�7�BBapbsmi�,
syscon@17000000mediatek,mt8183-vencsyssyscon��Clarb@17010000mediatek,mt8183-smi-larb�7�CCapbsmi�,"syscon@19000000 mediatek,mt8183-ipu_connsyscon��syscon@19010000mediatek,mt8183-ipu_adlsyscon��syscon@19180000!mediatek,mt8183-ipu_core0syscon��syscon@19280000!mediatek,mt8183-ipu_core1syscon�(�syscon@1a000000mediatek,mt8183-camsyssyscon��larb@1a001000mediatek,mt8183-smi-larb�7�
apbsmigals�,$larb@1a002000mediatek,mt8183-smi-larb� 7�		
apbsmigals�,!thermal-zonescpu-thermal�d�D&�tripstrip-point08	�D��passivetrip-point188�D��passiveEcpu-crit8�8D�	�criticalcooling-mapsmap0OE0T��������������������������������cmap1OE0T������������������������	��������ctzts1�D&�tripscooling-mapstzts2�D&�tripscooling-mapstzts3�D&�tripscooling-mapstzts4�D&�tripscooling-mapstzts5�D&�tripscooling-mapstztsABB�D&�tripscooling-mapsmemory@40000000�memory�@�chosenpserial0:921600n8reserved-memory+scp_mem_region@50000000shared-dma-pool�P�|leds
gpio-ledsled-red�red���offled-green�green���offntcmurata,ncp03wf104�w@��p��)	compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8i2c9i2c10i2c11ovl0ovl-2l0ovl-2l1rdma0rdma1serial0cpudevice_typeregenable-methodcapacity-dmips-mhzcpu-idle-statesdynamic-power-coefficient#cooling-cellsproc-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltinterrupts#clock-cellsclocksclock-divclock-multclock-output-namesclock-frequencyrangesstatus#interrupt-cellsinterrupt-controlleraffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangespinmuxmediatek,pull-up-advmediatek,drive-strength-advinput-enabledrive-strengthmediatek,pull-down-advoutput-high#power-domain-cellsclock-namesmediatek,infracfgdomain-supplymediatek,smiregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-enable-ramp-delayregulator-always-onregulator-allowed-modesmemory-regionmediatek,larbs#iommu-cells#mbox-cells#io-channel-cellspinctrl-namespinctrl-0#thermal-sensor-cellsresetsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namespower-domains#pwm-cellsphysmediatek,syscon-wakeuppinctrl-1bus-widthmax-frequencycap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vcap-mmc-hw-resetno-sdiono-sdhs400-ds-delayvmmc-supplyvqmmc-supplyassigned-clocksassigned-clock-parentsnon-removablecap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104cap-sdio-irqno-mmckeep-power-in-suspendenable-sdio-wakeup#phy-cellsmediatek,discthinterrupt-namespower-domain-namesoperating-points-v2mali-supplysram-supplymboxesmediatek,gce-client-regiommusmediatek,larbmediatek,rdma-fifo-sizemediatek,syscon-dsiphy-namesmediatek,gce-eventspolling-delay-passivepolling-delaythermal-sensorssustainable-powertemperaturehysteresistripcooling-devicecontributionstdout-pathno-maplabelgpiosdefault-statepullup-uvpullup-ohmpulldown-ohmio-channels

Выполнить команду


Для локальной разработки. Не используйте в интернете!