PHP WebShell

Текущая директория: /usr/lib/firmware/5.15.0-160-generic/device-tree/rockchip

Просмотр файла: rk3308-evb.dtb

�
��|8u�(u�$rockchip,rk3308-evbrockchip,rk3308+7Rockchip RK3308 EVBaliases=/i2c@ff040000B/i2c@ff050000G/i2c@ff060000L/i2c@ff070000Q/serial@ff0a0000Y/serial@ff0b0000a/serial@ff0c0000i/serial@ff0d0000q/serial@ff0e0000y/spi@ff120000~/spi@ff130000�/spi@ff140000cpus+cpu@0�cpuarm,cortex-a35��psci���Z���cpu@1�cpuarm,cortex-a35��psci���cpu@2�cpuarm,cortex-a35��psci���	cpu@3�cpuarm,cortex-a35��psci���
idle-statespscicpu-sleeparm,idle-state+<Sxd�t�l2-cachecachecpu0-opp-tableoperating-points-v2�opp-408000000�Q��~�~�r`��@�opp-600000000�#�F�~�~�r`��@opp-816000000�0�,�����r`��@opp-1008000000�<��*�*�r`��@arm-pmuarm,cortex-a35-pmu0�STUV�	
external-mac-clockfixed-clock���
�mac_clkinpsci
arm,psci-1.0�smctimerarm,armv8-timer0�

xin24mfixed-clock�n6�xin24mgrf@ff000000&rockchip,rk3308-grfsysconsimple-mfd���Kreboot-modesyscon-reboot-modeRB�'RB�3RB�?RB�MRB�	syscon@ff008000.rockchip,rk3308-usb2phy-grfsysconsimple-mfd���@+usb2phy@100rockchip,rk3308-usb2phy�[k�H�phyclk�usb480m_phy	�disabledotg-port$�CDE�otg-bvalidotg-idlinestate�	�disabled9host-port�J
�linestate�	�disabled:syscon@ff00b000-rockchip,rk3308-detect-grfsysconsimple-mfd���+syscon@ff00c000+rockchip,rk3308-core-grfsysconsimple-mfd���+i2c@ff040000(rockchip,rk3308-i2crockchip,rk3399-i2c����	�i2cpclk��default�+	�disabledi2c@ff050000(rockchip,rk3308-i2crockchip,rk3399-i2c����	�i2cpclk��default�
+	�disabledi2c@ff060000(rockchip,rk3308-i2crockchip,rk3399-i2c����	�i2cpclk�
�default�+	�disabledi2c@ff070000(rockchip,rk3308-i2crockchip,rk3399-i2c����	�i2cpclk��default�+	�disabledwatchdog@ff080000 rockchip,rk3308-wdtsnps,dw-wdt�����
	�disabledserial@ff0a0000&rockchip,rk3308-uartsnps,dw-apb-uart��
����baudclkapb_pclk���default�	�disabledserial@ff0b0000&rockchip,rk3308-uartsnps,dw-apb-uart������baudclkapb_pclk���default�	�disabledserial@ff0c0000&rockchip,rk3308-uartsnps,dw-apb-uart������baudclkapb_pclk���default�	�disabledserial@ff0d0000&rockchip,rk3308-uartsnps,dw-apb-uart��
����baudclkapb_pclk���default�	�disabledserial@ff0e0000&rockchip,rk3308-uartsnps,dw-apb-uart������baudclkapb_pclk���default��okayspi@ff120000(rockchip,rk3308-spirockchip,rk3066-spi���+���spiclkapb_pclk��txrx�default�	�disabledspi@ff130000(rockchip,rk3308-spirockchip,rk3066-spi���+���spiclkapb_pclk��txrx�default� !	�disabledspi@ff140000(rockchip,rk3308-spirockchip,rk3066-spi���+���spiclkapb_pclk�""�txrx�default�#$%&	�disabledpwm@ff160000(rockchip,rk3308-pwmrockchip,rk3328-pwm���y�	�pwmpclk�default�'�	�disabledpwm@ff160010(rockchip,rk3308-pwmrockchip,rk3328-pwm���y�	�pwmpclk�default�(�	�disabledpwm@ff160020(rockchip,rk3308-pwmrockchip,rk3328-pwm�� �y�	�pwmpclk�default�)�	�disabledpwm@ff160030(rockchip,rk3308-pwmrockchip,rk3328-pwm��0�y�	�pwmpclk�default�*�	�disabledpwm@ff170000(rockchip,rk3308-pwmrockchip,rk3328-pwm���x�	�pwmpclk�default�+�	�disabledpwm@ff170010(rockchip,rk3308-pwmrockchip,rk3328-pwm���x�	�pwmpclk�default�,�	�disabledpwm@ff170020(rockchip,rk3308-pwmrockchip,rk3328-pwm�� �x�	�pwmpclk�default�-�	�disabledpwm@ff170030(rockchip,rk3308-pwmrockchip,rk3328-pwm��0�x�	�pwmpclk�default�.�	�disabledpwm@ff180000(rockchip,rk3308-pwmrockchip,rk3328-pwm����	�pwmpclk�default�/��okay^pwm@ff180010(rockchip,rk3308-pwmrockchip,rk3328-pwm����	�pwmpclk�default�0�	�disabledpwm@ff180020(rockchip,rk3308-pwmrockchip,rk3328-pwm�� ��	�pwmpclk�default�1�	�disabledpwm@ff180030(rockchip,rk3308-pwmrockchip,rk3328-pwm��0��	�pwmpclk�default�2�	�disabledrktimer@ff1a0000rockchip,rk3288-timer�� ����pclktimersaradc@ff1e0000.rockchip,rk3308-saradcrockchip,rk3399-saradc���%�%��saradcapb_pclk�Fsaradc-apb�okay3Wdma-controller@ff2c0000arm,pl330arm,primecell��,@�*��	�apb_pclkAdma-controller@ff2d0000arm,pl330arm,primecell��-@�*��	�apb_pclkA"i2s@ff350000(rockchip,rk3308-i2srockchip,rk3066-i2s��5�4�\��i2s_clki2s_hclk�""	�txrx��reset-mreset-h�default�4567	�disabledi2s@ff360000(rockchip,rk3308-i2srockchip,rk3066-i2s��6�5�^��i2s_clki2s_hclk�"�rx��reset-mreset-h	�disabledspdif-tx@ff3a0000,rockchip,rk3308-spdifrockchip,rk3066-spdif��:�7�b�
�mclkhclk�"
�tx�default�8	�disabledusb@ff4000002rockchip,rk3308-usbrockchip,rk3066-usbsnps,dwc2��@�B���otgLotgTfu��@ �9	�usb2-phy	�disabledusb@ff440000
generic-ehci��D�G����:�usb	�disabledusb@ff450000
generic-ohci��E�H����:�usb	�disabledmmc@ff4800000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshc��H@�L� ��012�biuciuciu-driveciu-sample���р�default�;<=>	�disabledmmc@ff4900000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshc��I@�M� ��:;<�biuciuciu-driveciu-sample���р	�disabledmmc@ff4a00000rockchip,rk3308-dw-mshcrockchip,rk3288-dw-mshc��J@�N� ��567�biuciuciu-driveciu-sample���р�default�?@A	�disablednand-controller@ff4b0000(rockchip,rk3308-nfcrockchip,rv1108-nfc��K@�Q��-�ahbnfc[-��р�BCDEFGH�default	�disabledethernet@ff4e0000rockchip,rk3308-gmac��N�@�macirq@�@BBA@��C[�stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macclk_mac_speed�rmii�default�IJ}
stmmaceth�K	�disabledclock-controller@ff500000rockchip,rk3308-cru��P��K[��interrupt-controller@ff580000arm,gic-400@��X�X  �X@ �X` �	��sram@fff80000
mmio-sram�����+ddr-sram@0��vad-sram@8000���pinctrlrockchip,rk3308-pinctrl�K+�default�Lgpio0@ff220000rockchip,gpio-bank��"�(��+��Ygpio1@ff230000rockchip,gpio-bank��#�)��+��gpio2@ff240000rockchip,gpio-bank��$�*��+��gpio3@ff250000rockchip,gpio-bank��%�+��+��gpio4@ff260000rockchip,gpio-bank��&�,��+��pcfg-pull-up7Vpcfg-pull-downDSpcfg-pull-noneSOpcfg-pull-none-2maS`pcfg-pull-up-2ma7`pcfg-pull-up-4ma7`Upcfg-pull-none-4maS`Tpcfg-pull-down-4maD`pcfg-pull-none-8maS`Mpcfg-pull-up-8ma7`Npcfg-pull-none-12maS`Qpcfg-pull-up-12ma7`Ppcfg-pull-none-smtSoRpcfg-output-high�pcfg-output-low�pcfg-input-high7�pcfg-input�emmcemmc-clk�	Memmc-cmd�Nemmc-pwren�Oemmc-rstn�
Oemmc-bus1�Nemmc-bus4@�NNNNemmc-bus8��NNNNNNNNflashflash-csn0�
OEflash-rdy�OGflash-ale�OBflash-cle�	ODflash-wrn�OHflash-rdn�
OFflash-bus8��PPPPPPPPCgmacrmii-pins��QQQOOOOO
OImac-refclk-12ma�QJmac-refclk�Ogmac-m1rmiim1-pins��QQQOOOOO
Omacm1-refclk-12ma�Qmacm1-refclk�Oi2c0i2c0-xfer �RRi2c1i2c1-xfer �RR
i2c2i2c2-xfer �RRi2c3-m0i2c3m0-xfer �RRi2c3-m1i2c3m1-xfer �R
Ri2c3-m2i2c3m2-xfer �RRi2s_2ch_0i2s-2ch-0-mclk�Oi2s-2ch-0-sclk�
O4i2s-2ch-0-lrck�O5i2s-2ch-0-sdo�O7i2s-2ch-0-sdi�O6i2s_8ch_0i2s-8ch-0-mclk�Oi2s-8ch-0-sclktx�Oi2s-8ch-0-sclkrx�Oi2s-8ch-0-lrcktx�Oi2s-8ch-0-lrckrx�Oi2s-8ch-0-sdo0�	Oi2s-8ch-0-sdo1�
Oi2s-8ch-0-sdo2�Oi2s-8ch-0-sdo3�Oi2s-8ch-0-sdi0�
Oi2s-8ch-0-sdi1�Oi2s-8ch-0-sdi2�Oi2s-8ch-0-sdi3�Oi2s_8ch_1_m0i2s-8ch-1-m0-mclk�Oi2s-8ch-1-m0-sclktx�Oi2s-8ch-1-m0-sclkrx�Oi2s-8ch-1-m0-lrcktx�Oi2s-8ch-1-m0-lrckrx�Oi2s-8ch-1-m0-sdo0�Oi2s-8ch-1-m0-sdo1-sdi3�Oi2s-8ch-1-m0-sdo2-sdi2�	Oi2s-8ch-1-m0-sdo3_sdi1�
Oi2s-8ch-1-m0-sdi0�Oi2s_8ch_1_m1i2s-8ch-1-m1-mclk�Oi2s-8ch-1-m1-sclktx�
Oi2s-8ch-1-m1-sclkrx�Oi2s-8ch-1-m1-lrcktx�Oi2s-8ch-1-m1-lrckrx�Oi2s-8ch-1-m1-sdo0�Oi2s-8ch-1-m1-sdo1-sdi3�Oi2s-8ch-1-m1-sdo2-sdi2�Oi2s-8ch-1-m1-sdo3_sdi1�Oi2s-8ch-1-m1-sdi0�Opdm_m0pdm-m0-clk�Opdm-m0-sdi0�Opdm-m0-sdi1�
Opdm-m0-sdi2�	Opdm-m0-sdi3�Opdm_m1pdm-m1-clk�Opdm-m1-sdi0�Opdm-m1-sdi1�Opdm-m1-sdi2�Opdm-m1-sdi3�Opdm_m2pdm-m2-clkm�Opdm-m2-clk�Opdm-m2-sdi0�
Opdm-m2-sdi1�Opdm-m2-sdi2�Opdm-m2-sdi3�Opwm0pwm0-pin�
Opwm0-pin-pull-down�
S/pwm1pwm1-pin�O0pwm1-pin-pull-down�Spwm2pwm2-pin�O1pwm2-pin-pull-down�Spwm3pwm3-pin�O2pwm3-pin-pull-down�Spwm4pwm4-pin�O+pwm4-pin-pull-down�Spwm5pwm5-pin�O,pwm5-pin-pull-down�Spwm6pwm6-pin�O-pwm6-pin-pull-down�Spwm7pwm7-pin�O.pwm7-pin-pull-down�Spwm8pwm8-pin�
O'pwm8-pin-pull-down�
Spwm9pwm9-pin�O(pwm9-pin-pull-down�Spwm10pwm10-pin�O)pwm10-pin-pull-down�Spwm11pwm11-pin�O*pwm11-pin-pull-down�Srtcrtc-32k�OLsdmmcsdmmc-clk�T;sdmmc-cmd�U<sdmmc-det�U=sdmmc-pwren�Tsdmmc-bus1�Usdmmc-bus4@�UUUU>sdiosdio-clk�MAsdio-cmd�N@sdio-pwren�Msdio-wrpt�Msdio-intn�Msdio-bus1�Nsdio-bus4@�NNNN?spdif_inspdif-in�Ospdif_outspdif-out�O8spi0spi0-clk�Uspi0-csn0�Uspi0-miso�Uspi0-mosi�Uspi1spi1-clk�Uspi1-csn0�
Uspi1-miso�
U spi1-mosi�U!spi1-m1spi1m1-miso�Uspi1m1-mosi�Uspi1m1-clk�Uspi1m1-csn0�	Uspi2spi2-clk�U#spi2-csn0�U$spi2-miso�U%spi2-mosi�U&tsadctsadc-otp-pin�
Otsadc-otp-out�
Ouart0uart0-xfer �VVuart0-cts�Ouart0-rts�Ouart0-rts-pin�Ouart1uart1-xfer �VVuart1-cts�Ouart1-rts�Ouart2-m0uart2m0-xfer �VVuart2-m1uart2m1-xfer �VVuart3uart3-xfer �
VVuart3-m1uart3m1-xfer �VVuart4uart4-xfer �	VVuart4-cts�Ouart4-rts�Ouart4-rts-pin�Obuttonspwr-key�VXusbusb-drv�O]sdio-pwrseqwifi-enable-h�Ochosen�serial4:1500000n8adc-keys0	adc-keys�W�buttons�d�w@func-key�	functionFPadc-keys1	adc-keys�W�buttons�d�w@esc-key�micmute>home-keyumode
��menu-key�play	��vol-down-keyrvolume down��vol-up-keys
volume upFPgpio-keys
gpio-keys2�default�Xpower=YtGPIO Key PowerCdUvcc12v-dcinregulator-fixedcvcc12v_dcinr�����Zvcc5v0-sysregulator-fixedcvcc5v0_sysrLK@�LK@���Z\vcc-1v8regulator-fixedcvcc_1v8rw@�w@���[3vcc-ddrregulator-fixedcvcc_ddrr�`��`���\vcc-ioregulator-fixedcvcc_ior2Z��2Z����\[vccio-flashregulator-fixedcvccio_flashr2Z��2Z����[vcc5v0-hostregulator-fixed�Y��default�]
cvbus_host�\vdd-corepwm-regulator�^�	cvdd_corer�x�r`����\vdd-logregulator-fixedcvdd_logr������\vdd-1v0regulator-fixedcvdd_1v0rB@�B@���\	compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3serial4spi0spi1spi2device_typeregenable-methodclocks#cooling-cellsdynamic-power-coefficientoperating-points-v2cpu-idle-statesnext-level-cachecpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendinterruptsinterrupt-affinityclock-frequencyclock-output-names#clock-cellsoffsetmode-bootloadermode-loadermode-normalmode-recoverymode-fastbootassigned-clocksassigned-clock-parentsclock-namesstatusinterrupt-names#phy-cellspinctrl-namespinctrl-0reg-shiftreg-io-widthdmasdma-names#pwm-cells#io-channel-cellsresetsreset-namesvref-supplyarm,pl330-periph-burst#dma-cellsdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephysphy-namesbus-widthfifo-depthmax-frequencyassigned-clock-ratesphy-moderockchip,grf#reset-cells#interrupt-cellsinterrupt-controllerrangesgpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthinput-schmitt-enableoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-namespoll-intervalkeyup-threshold-microvoltlinux,codelabelpress-threshold-microvoltautorepeatgpiosdebounce-intervalwakeup-sourceregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplygpioenable-active-highpwmsregulator-settling-time-up-uspwm-supply

Выполнить команду


Для локальной разработки. Не используйте в интернете!