PHP WebShell

Текущая директория: /usr/lib/firmware/5.15.0-160-generic/device-tree/rockchip

Просмотр файла: rk3328-roc-cc.dtb

�
����8��(
��&firefly,roc-rk3328-ccrockchip,rk3328+7Firefly roc-rk3328-ccaliases=/serial@ff110000E/serial@ff120000M/serial@ff130000U/i2c@ff150000Z/i2c@ff160000_/i2c@ff170000d/i2c@ff180000i/ethernet@ff540000s/ethernet@ff550000}/mmc@ff500000�/mmc@ff520000cpus+cpu@0�cpuarm,cortex-a53�����x�psci��
	cpu@1�cpuarm,cortex-a53�����x�psci��

cpu@2�cpuarm,cortex-a53�����x�psci��
cpu@3�cpuarm,cortex-a53�����x�psci��
idle-statespscicpu-sleeparm,idle-state*;Rxc�s�l2-cache0cacheopp_table0operating-points-v2�opp-408000000�Q��~���@�opp-600000000�#�F�~���@opp-816000000�0�,�B@��@opp-1008000000�<������@opp-1200000000�G����(��@opp-1296000000�M?d�� ��@analog-soundsimple-audio-card�i2s��Analogokaysimple-audio-card,cpusimple-audio-card,codecarm-pmuarm,cortex-a53-pmu0defg'	
display-subsystemrockchip,display-subsystem:
hdmi-soundsimple-audio-card�i2s���HDMIokaysimple-audio-card,cpusimple-audio-card,codecpsciarm,psci-1.0arm,psci-0.2�smctimerarm,armv8-timer0

xin24mfixed-clock@Mn6]xin24mDi2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s���)7pi2s_clki2s_hclk|�txrx�okayi2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s���*8pi2s_clki2s_hclk|�txrx�okayi2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s���+9pi2s_clki2s_hclk|�txrx�	disabledspdif@ff030000rockchip,rk3328-spdif���.:
pmclkhclk|
�tx�default��	disabledpdm@ff040000
rockchip,pdm���=Rppdm_clkpdm_hclk|�rx�defaultsleep��	disabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd��:io-domains"rockchip,rk3328-io-voltage-domainokay�����gpiorockchip,rk3328-grf-gpio/dpower-controller!rockchip,rk3328-power-controller;+<power-domain@6��D;power-domain@5�;power-domain@8���F;reboot-modesyscon-reboot-modeO�VRB�bRB�pRB�	�RB�serial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart��7�&�pbaudclkapb_pclk|�txrx�default� !"��	disabledserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart��8�'�pbaudclkapb_pclk|�txrx�default�#$%��	disabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart��9�(�pbaudclkapb_pclk|�txrx�default�&��okayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c��$+�7�	pi2cpclk�default�'	disabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c��%+�8�	pi2cpclk�default�(okaypmic@18rockchip,rk805�)@]xin32krk805-clkout2/�default�*���+�+�+�+gregulatorsDCDC_REG1
vdd_logic)
�4A Ymregulator-state-mem�B@DCDC_REG2vdd_arm)
�4A Ymregulator-state-mem�~�DCDC_REG3vcc_ddrYmregulator-state-memDCDC_REG4vcc_io)2Z�A2Z�Ymregulator-state-mem�2Z�LDO_REG1vcc_18)w@Aw@Ymregulator-state-mem�w@LDO_REG2vcc18_emmc)w@Aw@Ymregulator-state-mem�w@LDO_REG3vdd_10)B@AB@Ymregulator-state-mem�B@i2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c��&+�9�	pi2cpclk�default�,	disabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c��'+�:�	pi2cpclk�default�-	disabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi��1+� �pspiclkapb_pclk|	�txrx�default�./01	disabledwatchdog@ff1a0000 rockchip,rk3328-wdtsnps,dw-wdt��(��pwm@ff1b0000rockchip,rk3328-pwm���<�	ppwmpclk�default�2�	disabledpwm@ff1b0010rockchip,rk3328-pwm���<�	ppwmpclk�default�3�	disabledpwm@ff1b0020rockchip,rk3328-pwm�� �<�	ppwmpclk�default�4�	disabledpwm@ff1b0030rockchip,rk3328-pwm��02�<�	ppwmpclk�default�5�	disableddma-controller@ff1f0000arm,pl330arm,primecell��@���	papb_pclk�thermal-zonessoc-thermal����6tripstrip-point0&p2��passivetrip-point1&L2��passive7soc-crit&s2�	�criticalcooling-mapsmap0=70B	��������
������������������������Qtsadc@ff250000rockchip,rk3328-tsadc��%:^$n�P�$�ptsadcapb_pclk�initdefaultsleep�8�9�8�B
�tsadc-apb�:����okay6efuse@ff260000rockchip,rk3328-efuse��&P+�>ppclk_efuse� id@7�cpu-leakage@17�logic-leakage@19�cpu-version@1a��Eadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc��(P��%�psaradcapb_pclk�V�saradc-apb	disabledgpu@ff300000"rockchip,rk3328-maliarm,mali-450��0TZW]XY[\"gpgpmmupppp0ppmmu0pp1ppmmu1���	pbuscore�fiommu@ff330200rockchip,iommu��3`
h265e_mmu���paclkiface	disablediommu@ff340800rockchip,iommu��4@b	vepu_mmu��Fpaclkiface	disabledvideo-codec@ff350000rockchip,rk3328-vpu��5	vdpu��F
paclkhclk";)<iommu@ff350800rockchip,iommu��5@vpu_mmu��Fpaclkiface)<;iommu@ff360480rockchip,iommu ��6�@�6�@Jrkvdec_mmu��Bpaclkiface	disabledvop@ff370000rockchip,rk3328-vop��7>� ��x;paclk_vopdclk_vophclk_vop����
�axiahbdclk"=okayport+
endpoint@0�7>Ciommu@ff373f00rockchip,iommu��7? vop_mmu��;paclkifaceokay=hdmi@ff3c0000rockchip,rk3328-dw-hdmi��<�#��FpiahbisfrcecG?Lhdmi�default�@AB�:�okayports+port@0�endpoint7C>port@1�codec@ff410000rockchip,rk3328-codec��A��*
ppclkmclk�:�okayphy@ff430000rockchip,rk3328-hdmi-phy��CS��Dypsysclkrefoclkrefpclk	]hdmi_phy@VEbcpu-versionsokay?clock-controller@ff440000(rockchip,rk3328-crurockchip,crusyscon��D�:@~�^x=&'(��������ABDC"\5�H��4�$�zDDD|n��n6n6n6�������ׄ������������������n6#�FLG���рxh�xh��рxh�xh��syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfd��E+usb2phy@100rockchip,rk3328-usb2phy��Dpphyclk]usb480m_phy@^{�FokayFotg-ports$;<=otg-bvalidotg-idlinestateokayUhost-ports>
linestateokayVmmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc��P@ �=!JNpbiuciuciu-driveciu-sample���рokay�����default�GHIJ�
(K4mmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc��Q@
 �>"KOpbiuciuciu-driveciu-sample���р	disabledmmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc��R@ �?#LPpbiuciuciu-driveciu-sample���рokay��AN]�default�LMN(4ethernet@ff540000rockchip,rk3328-gmac��Tmacirq8�dWXZY��Mpstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac�c
�stmmaceth�:kokay^df�OOvinput�P�rgmii�default�Q��)��'�P��$�ethernet@ff550000rockchip,rk3328-gmac��U�:macirq8�TSSU��VIpstmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphy�b
�stmmaceth�rmii�Rkvoutput	disabledmdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22��V�d�default�STRusb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2��X�Mpotghost/>��@ GU	Lusb2-phyokayusb@ff5c0000
generic-ehci��\�NFGVLusbokayusb@ff5d0000
generic-ohci��]�NFGVLusbokayusb@ff600000rockchip,rk3328-dwc3snps,dwc3��`C�`a�pref_clksuspend_clkbus_clkhost
Mutmi_wideVw����okayinterrupt-controller@ff811000arm,gic-400		@�����  ��@ ��` 	pinctrlrockchip,rk3328-pinctrl�:+	*gpio0@ff210000rockchip,gpio-bank��!3��/		bgpio1@ff220000rockchip,gpio-bank��"4��/		)gpio2@ff230000rockchip,gpio-bank��#5��/		gpio3@ff240000rockchip,gpio-bank��$6��/		pcfg-pull-up	1Ypcfg-pull-down	>apcfg-pull-none	MWpcfg-pull-none-2ma	M	Z`pcfg-pull-up-2ma	1	Zpcfg-pull-up-4ma	1	ZZpcfg-pull-none-4ma	M	Z]pcfg-pull-down-4ma	>	Zpcfg-pull-none-8ma	M	Z[pcfg-pull-up-8ma	1	Z\pcfg-pull-none-12ma	M	Z^pcfg-pull-up-12ma	1	Z_pcfg-output-high	ipcfg-output-low	upcfg-input-high	1	�Xpcfg-input	�i2c0i2c0-xfer 	�WW'i2c1i2c1-xfer 	�WW(i2c2i2c2-xfer 	�
WW,i2c3i2c3-xfer 	�WW-i2c3-pins 	�WWhdmi_i2chdmii2c-xfer 	�WWApdm-0pdmm0-clk	�Wpdmm0-fsync	�Wpdmm0-sdi0	�Wpdmm0-sdi1	�Wpdmm0-sdi2	�Wpdmm0-sdi3	�Wpdmm0-clk-sleep	�Xpdmm0-sdi0-sleep	�Xpdmm0-sdi1-sleep	�Xpdmm0-sdi2-sleep	�Xpdmm0-sdi3-sleep	�Xpdmm0-fsync-sleep	�Xtsadcotp-pin	�
W8otp-out	�
W9uart0uart0-xfer 	�	WY uart0-cts	�W!uart0-rts	�
W"uart0-rts-pin	�
Wuart1uart1-xfer 	�WY#uart1-cts	�W$uart1-rts	�W%uart1-rts-pin	�Wuart2-0uart2m0-xfer 	�WYuart2-1uart2m1-xfer 	�WY&spi0-0spi0m0-clk	�Yspi0m0-cs0	�Yspi0m0-tx	�	Yspi0m0-rx	�
Yspi0m0-cs1	�Yspi0-1spi0m1-clk	�Yspi0m1-cs0	�Yspi0m1-tx	�Yspi0m1-rx	�Yspi0m1-cs1	�Yspi0-2spi0m2-clk	�Y.spi0m2-cs0	�Y1spi0m2-tx	�Y/spi0m2-rx	�Y0i2s1i2s1-mclk	�Wi2s1-sclk	�Wi2s1-lrckrx	�Wi2s1-lrcktx	�Wi2s1-sdi	�Wi2s1-sdo	�Wi2s1-sdio1	�Wi2s1-sdio2	�Wi2s1-sdio3	�Wi2s1-sleep�	�XXXXXXXXXi2s2-0i2s2m0-mclk	�Wi2s2m0-sclk	�Wi2s2m0-lrckrx	�Wi2s2m0-lrcktx	�Wi2s2m0-sdi	�Wi2s2m0-sdo	�Wi2s2m0-sleep`	�XXXXXXi2s2-1i2s2m1-mclk	�Wi2s2m1-sclk	�Wi2sm1-lrckrx	�Wi2s2m1-lrcktx	�Wi2s2m1-sdi	�Wi2s2m1-sdo	�Wi2s2m1-sleepP	�XXXXXspdif-0spdifm0-tx	�Wspdif-1spdifm1-tx	�Wspdif-2spdifm2-tx	�Wsdmmc0-0sdmmc0m0-pwren	�Zsdmmc0m0-pin	�Zsdmmc0-1sdmmc0m1-pwren	�Zsdmmc0m1-pin	�Zcsdmmc0sdmmc0-clk	�[Gsdmmc0-cmd	�\Hsdmmc0-dectn	�ZIsdmmc0-wrprt	�Zsdmmc0-bus1	�\sdmmc0-bus4@	�\\\\Jsdmmc0-pins�	�ZZZZZZZZsdmmc0extsdmmc0ext-clk	�]sdmmc0ext-cmd	�Zsdmmc0ext-wrprt	�Zsdmmc0ext-dectn	�Zsdmmc0ext-bus1	�Zsdmmc0ext-bus4@	�ZZZZsdmmc0ext-pins�	�ZZZZZZZZsdmmc1sdmmc1-clk	�[sdmmc1-cmd	�
\sdmmc1-pwren	�\sdmmc1-wrprt	�\sdmmc1-dectn	�\sdmmc1-bus1	�\sdmmc1-bus4@	�\\\\sdmmc1-pins�	�Z
ZZZZZZZZemmcemmc-clk	�^Lemmc-cmd	�_Memmc-pwren	�Wemmc-rstnout	�Wemmc-bus1	�_emmc-bus4@	�____emmc-bus8�	�________Npwm0pwm0-pin	�W2pwm1pwm1-pin	�W3pwm2pwm2-pin	�W4pwmirpwmir-pin	�W5gmac-1rgmiim1-pins`	�[
]][]]]
]][	[]][[[[][[[[Qrmiim1-pins	�`^````
``^	^WWWWWWgmac2phyfephyled-speed10	�Wfephyled-duplex	�Wfephyled-rxm1	�WSfephyled-txm1	�Wfephyled-linkm1	�WTtsadc_pintsadc-int	�
Wtsadc-pin	�
Whdmi_pinhdmi-cec	�W@hdmi-hpd	�aBcif-0dvp-d2d9-m0�	�WWWWW	W
WWWWWWcif-1dvp-d2d9-m1�	�WWWWWWWWWWWWpmicpmic-int-l	�Y*usb2usb20-host-drv	�Wechosen	�serial2:1500000n8external-gmac-clockfixed-clockMsY@]gmac_clkin@Odc-12vregulator-fixeddc_12vYm)�A�fsdmmc-regulatorregulator-fixed�b�default�cmvcc_sd)2Z�A2Z�	�Ksdmmcio-regulatorregulator-gpio	�d�w@2Z�	vcc_sdio	�voltage)w@A2Z�Y	�+vcc-host1-5v-regulatorregulator-fixed	��)�default�e
vcc_host1_5vY	�+vcc-sysregulator-fixedvcc_sysYm)LK@ALK@	�f+vcc-phy-regulatorregulator-fixedvcc_phyYmPleds
gpio-ledsled-0	�firefly:blue:power
	�heartbeat	�g	�onled-1	�firefly:yellow:user	�mmc1	�g	�off	compatibleinterrupt-parent#address-cells#size-cellsmodelserial0serial1serial2i2c0i2c1i2c2i2c3ethernet0ethernet1mmc0mmc1device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodnext-level-cacheoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namestatussound-daiinterruptsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesclock-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1vccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplypmuio-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shiftrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvolt#pwm-cellsarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,efuse-sizebits#io-channel-cellsinterrupt-names#iommu-cellsiommuspower-domainsremote-endpointphysphy-namesnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsfifo-depthmax-frequencybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplymmc-ddr-1_8vmmc-hs200-1_8vnon-removablesnps,txpblclock_in_outphy-supplyphy-modesnps,aalsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ussnps,rxpbltx_delayrx_delayphy-handlephy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerrangesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathvin-supplygpiosregulator-typeenable-active-highlabellinux,default-triggerdefault-state

Выполнить команду


Для локальной разработки. Не используйте в интернете!