PHP WebShell

Текущая директория: /usr/lib/firmware/5.15.0-160-generic/device-tree/rockchip

Просмотр файла: rk3318-a95x-z2.dtb

�
����8P(	� zkmagic,a95x-z2rockchip,rk3318+7A95X Z2aliases=/serial@ff110000E/serial@ff120000M/serial@ff130000U/i2c@ff150000Z/i2c@ff160000_/i2c@ff170000d/i2c@ff180000i/ethernet@ff540000s/ethernet@ff550000}/mmc@ff500000�/mmc@ff510000�/mmc@ff520000cpus+cpu@0�cpuarm,cortex-a53�����x�psci��	cpu@1�cpuarm,cortex-a53�����x�psci��
cpu@2�cpuarm,cortex-a53�����x�psci��cpu@3�cpuarm,cortex-a53�����x�psci��idle-states"pscicpu-sleeparm,idle-state/@Wxh�x�l2-cache0cacheopp_table0operating-points-v2�opp-408000000�Q��~���@�opp-600000000�#�F�~���@opp-816000000�0�,�B@��@opp-1008000000�<������@opp-1200000000�G����(��@	�disabledopp-1296000000�M?d�� ��@	�disabledanalog-soundsimple-audio-card�i2s�Analog�okaysimple-audio-card,cpusimple-audio-card,codecarm-pmuarm,cortex-a53-pmu0!defg,	
display-subsystemrockchip,display-subsystem?
hdmi-soundsimple-audio-card�i2s��HDMI�okaysimple-audio-card,cpusimple-audio-card,codecpsciarm,psci-1.0arm,psci-0.2�smctimerarm,armv8-timer0!

xin24mfixed-clockERn6bxin24m?i2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s��!�)7ui2s_clki2s_hclk��txrx��okayi2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s��!�*8ui2s_clki2s_hclk��txrx��okayi2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s��!�+9ui2s_clki2s_hclk��txrx�	�disabledspdif@ff030000rockchip,rk3328-spdif��!�.:
umclkhclk�
�tx�default���okayfpdm@ff040000
rockchip,pdm���=Rupdm_clkpdm_hclk��rx�defaultsleep��	�disabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd��4io-domains"rockchip,rk3328-io-voltage-domain�okay�����gpiorockchip,rk3328-grf-gpio$4power-controller!rockchip,rk3328-power-controller@+7power-domain@6��D@power-domain@5�@power-domain@8���F@reboot-modesyscon-reboot-modeT�[RB�gRB�uRB�	�RB�serial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart��!7�&�ubaudclkapb_pclk��txrx�default����okayserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart��!8�'�ubaudclkapb_pclk��txrx�default� !"��	�disabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart��!9�(�ubaudclkapb_pclk��txrx�default�#���okayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c��!$+�7�	ui2cpclk�default�$	�disabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c��!%+�8�	ui2cpclk�default�%	�disabledi2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c��!&+�9�	ui2cpclk�default�&	�disabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c��!'+�:�	ui2cpclk�default�'	�disabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi��!1+� �uspiclkapb_pclk�	�txrx�default�()*+	�disabledwatchdog@ff1a0000 rockchip,rk3328-wdtsnps,dw-wdt��!(��pwm@ff1b0000rockchip,rk3328-pwm���<�	upwmpclk�active�,��okaykpwm@ff1b0010rockchip,rk3328-pwm���<�	upwmpclk�active�-��okaylpwm@ff1b0020rockchip,rk3328-pwm�� �<�	upwmpclk�default�.�	�disabledpwm@ff1b0030rockchip,rk3328-pwm��0!2�<�	upwmpclk�default�/�	�disableddma-controller@ff1f0000arm,pl330arm,primecell��@!���	uapb_pclk�thermal-zonessoc-thermal�����0tripstrip-point0_�'��passivetrip-point1�('��passive1soc-crit�8'�	�criticalcooling-mapsmap02107	��������
������������������������Ftsadc@ff250000rockchip,rk3328-tsadc��%!:S$c�P�$�utsadcapb_pclk�initdefaultsleep�2�3x2�B
�tsadc-apb�4����okay0efuse@ff260000rockchip,rk3328-efuse��&P+�>upclk_efuse� id@7�cpu-leakage@17�logic-leakage@19�cpu-version@1a��@adc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc��(!P��%�usaradcapb_pclk�V�saradc-apb�okay�`gpu@ff300000"rockchip,rk3328-maliarm,mali-450��0T!ZW]XY[\"gpgpmmupppp0ppmmu0pp1ppmmu1���	ubuscore�f5iommu@ff330200rockchip,iommu��3!`
h265e_mmu���uaclkiface"	�disablediommu@ff340800rockchip,iommu��4@!b	vepu_mmu��Fuaclkiface"	�disabledvideo-codec@ff350000rockchip,rk3328-vpu��5!	vdpu��F
uaclkhclk/667iommu@ff350800rockchip,iommu��5@!vpu_mmu��Fuaclkiface"676iommu@ff360480rockchip,iommu ��6�@�6�@!Jrkvdec_mmu��Buaclkiface"	�disabledvop@ff370000rockchip,rk3328-vop��7>�! ��x;uaclk_vopdclk_vophclk_vop����
�axiahbdclk/8�okayport+
endpoint@0�D9>iommu@ff373f00rockchip,iommu��7?! vop_mmu��;uaclkiface"�okay8hdmi@ff3c0000rockchip,rk3328-dw-hdmi��<�!#��FuiahbisfrcecT:Yhdmi�default�;<=�4��okayc%�|'ports+port@0�endpointD>9port@1�codec@ff410000rockchip,rk3328-codec��A��*
upclkmclk�4��okayphy@ff430000rockchip,rk3328-hdmi-phy��C!S��?yusysclkrefoclkrefpclk	bhdmi_phyE�@�cpu-version��okay:clock-controller@ff440000(rockchip,rk3328-crurockchip,crusyscon��D�4E��Sx=&'(��������ABDC"\5�H��4�$�z???|c��n6n6n6�������ׄ������������������n6#�FLG���рxh�xh��рxh�xh��syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfd��E+usb2phy@100rockchip,rk3328-usb2phy��?uphyclkbusb480m_phyES{�A�okayAotg-port�$!;<=otg-bvalidotg-idlinestate�okay�BShost-port�!>
linestate�okayTmmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc��P@! �=!JNubiuciuciu-driveciu-sample���р�okay�CDEF�defaultGmmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc��Q@!
 �>"KOubiuciuciu-driveciu-sample��sY@�okay+8NHY�IJKL�defaultgmmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshc��R@! �?#LPubiuciuciu-driveciu-sample���р�okayuY�MNO�defaultethernet@ff540000rockchip,rk3328-gmac��T!macirq8�dWXZY��Mustmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac�c
�stmmaceth�4�	�disabledethernet@ff550000rockchip,rk3328-gmac��U�4!macirq8�TSSU��VIustmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphy�b
�stmmaceth�rmii�P��output�okay�T���Semdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22��V�d�default�QR�Pusb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2��X!�Muotg�host����@ TS	Yusb2-phy�okayusb@ff5c0000
generic-ehci��\!�NATTYusb�okayusb@ff5d0000
generic-ohci��]!�NATTYusb�okayusb@ff600000rockchip,rk3328-dwc3snps,dwc3��`!C�`a�uref_clksuspend_clkbus_clk�host
utmi_wide;Su���okayinterrupt-controller@ff811000arm,gic-400��@�����  ��@ ��` !	pinctrlrockchip,rk3328-pinctrl�4+�gpio0@ff210000rockchip,gpio-bank��!!3��$4��hgpio1@ff220000rockchip,gpio-bank��"!4��$4��egpio2@ff230000rockchip,gpio-bank��#!5��$4��agpio3@ff240000rockchip,gpio-bank��$!6��$4��pcfg-pull-up�Wpcfg-pull-down_pcfg-pull-noneUpcfg-pull-none-2ma^pcfg-pull-up-2ma�pcfg-pull-up-4ma�Xpcfg-pull-none-4ma[pcfg-pull-down-4mapcfg-pull-none-8maYpcfg-pull-up-8ma�Zpcfg-pull-none-12ma\pcfg-pull-up-12ma�]pcfg-output-high-pcfg-output-low9pcfg-input-high�DVpcfg-inputDi2c0i2c0-xfer QUU$i2c1i2c1-xfer QUU%i2c2i2c2-xfer Q
UU&i2c3i2c3-xfer QUU'i2c3-pins QUUhdmi_i2chdmii2c-xfer QUU<pdm-0pdmm0-clkQUpdmm0-fsyncQUpdmm0-sdi0QUpdmm0-sdi1QUpdmm0-sdi2QUpdmm0-sdi3QUpdmm0-clk-sleepQVpdmm0-sdi0-sleepQVpdmm0-sdi1-sleepQVpdmm0-sdi2-sleepQVpdmm0-sdi3-sleepQVpdmm0-fsync-sleepQVtsadcotp-pinQ
U2otp-outQ
U3uart0uart0-xfer Q	UWuart0-ctsQUuart0-rtsQ
Uuart0-rts-pinQ
Uuart1uart1-xfer QUW uart1-ctsQU!uart1-rtsQU"uart1-rts-pinQUuart2-0uart2m0-xfer QUWuart2-1uart2m1-xfer QUW#spi0-0spi0m0-clkQWspi0m0-cs0QWspi0m0-txQ	Wspi0m0-rxQ
Wspi0m0-cs1QWspi0-1spi0m1-clkQWspi0m1-cs0QWspi0m1-txQWspi0m1-rxQWspi0m1-cs1QWspi0-2spi0m2-clkQW(spi0m2-cs0QW+spi0m2-txQW)spi0m2-rxQW*i2s1i2s1-mclkQUi2s1-sclkQUi2s1-lrckrxQUi2s1-lrcktxQUi2s1-sdiQUi2s1-sdoQUi2s1-sdio1QUi2s1-sdio2QUi2s1-sdio3QUi2s1-sleep�QVVVVVVVVVi2s2-0i2s2m0-mclkQUi2s2m0-sclkQUi2s2m0-lrckrxQUi2s2m0-lrcktxQUi2s2m0-sdiQUi2s2m0-sdoQUi2s2m0-sleep`QVVVVVVi2s2-1i2s2m1-mclkQUi2s2m1-sclkQUi2sm1-lrckrxQUi2s2m1-lrcktxQUi2s2m1-sdiQUi2s2m1-sdoQUi2s2m1-sleepPQVVVVVspdif-0spdifm0-txQUspdif-1spdifm1-txQUspdif-2spdifm2-txQUsdmmc0-0sdmmc0m0-pwrenQXsdmmc0m0-pinQXsdmmc0-1sdmmc0m1-pwrenQXsdmmc0m1-pinQXjsdmmc0sdmmc0-clkQYCsdmmc0-cmdQZDsdmmc0-dectnQXEsdmmc0-wrprtQXsdmmc0-bus1QZsdmmc0-bus4@QZZZZFsdmmc0-pins�QXXXXXXXXsdmmc0extsdmmc0ext-clkQ[sdmmc0ext-cmdQXsdmmc0ext-wrprtQXsdmmc0ext-dectnQXsdmmc0ext-bus1QXsdmmc0ext-bus4@QXXXXsdmmc0ext-pins�QXXXXXXXXsdmmc1sdmmc1-clkQYKsdmmc1-cmdQ
ZJsdmmc1-pwrenQZsdmmc1-wrprtQZsdmmc1-dectnQZsdmmc1-bus1QZsdmmc1-bus4@QZZZZIsdmmc1-pins�QX
XXXXXXXXclk-32k-outQULemmcemmc-clkQ\Memmc-cmdQ]Nemmc-pwrenQUemmc-rstnoutQUemmc-bus1Q]emmc-bus4@Q]]]]emmc-bus8�Q]]]]]]]]Opwm0pwm0-pinQUpwm0-pin-pull-upQW,pwm1pwm1-pinQUpwm1-pin-pull-upQW-pwm2pwm2-pinQU.pwmirpwmir-pinQU/gmac-1rgmiim1-pins`QY
[[Y[[[
[[Y	Y[[YYYY[YYYYrmiim1-pinsQ^\^^^^
^^\	\UUUUUUgmac2phyfephyled-speed10QUfephyled-duplexQUfephyled-rxm1QUQfephyled-txm1QUfephyled-linkm1QURtsadc_pintsadc-intQ
Utsadc-pinQ
Uhdmi_pinhdmi-cecQU;hdmi-hpdQ_=cif-0dvp-d2d9-m0�QUUUUU	U
UUUUUUcif-1dvp-d2d9-m1�QUUUUUUUUUUUUirir-intQUbledscyx-led-pinQUcsdio-pwrseqwifi-enable-hQUdusbhost-vbus-drvQUotg-vbus-drvQUichosen_serial2:1500000n8adc-keys	adc-keysk`wbuttons�w@�drecovery	�recovery�h�Bhir-receivergpio-ir-receiver�a�b�defaultleds
gpio-leds�c�defaultled-0�on�a�CYX_LEDsdio-pwrseqmmc-pwrseq-simple�d�default�eHspdif-soundsimple-audio-cardSPDIFsimple-audio-card,cpufsimple-audio-card,codecgspdif-outlinux,spdif-dit�gvccio-1v8-regulatorregulator-fixed
�vccio_1v8	
w@	"w@	:vccio-3v3-regulatorregulator-fixed
�vccio_3v3	
2Z�	"2Z�	:otg-vbus-regulatorregulator-fixed	Nh�i�default
�vcc_otg_vbus	
LK@	"LK@	SBsdmmc-regulatorregulator-fixed	Nh�j�default�vcc_sd	
2Z�	"2Z�	fGvdd-armpwm-regulator	qk��vdd_arm	
~�	"\�	v�	:	�vdd-logpwm-regulator	ql��vdd_log	

��	"� 	v�	:	�5	compatibleinterrupt-parent#address-cells#size-cellsmodelserial0serial1serial2i2c0i2c1i2c2i2c3ethernet0ethernet1mmc0mmc1mmc2device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodnext-level-cacheoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstatussimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiinterruptsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesclock-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1pmuio-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shift#pwm-cellsarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,efuse-sizebits#io-channel-cellsvref-supplyinterrupt-namesmali-supply#iommu-cellsiommuspower-domainsremote-endpointphysphy-namesddc-i2c-scl-high-time-nsddc-i2c-scl-low-time-nsnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsphy-supplyfifo-depthmax-frequencybus-widthcap-sd-highspeedvmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablesd-uhs-sdr104cap-mmc-highspeedsnps,txpblphy-modephy-handleclock_in_outassigned-clock-ratephy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerrangesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathio-channelsio-channel-nameskeyup-threshold-microvoltpoll-intervallabellinux,codepress-threshold-microvoltgpiosdefault-statereset-gpiosregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ongpioenable-active-highvin-supplypwmsregulator-settling-time-up-usregulator-boot-on

Выполнить команду


Для локальной разработки. Не используйте в интернете!