PHP WebShell

Текущая директория: /usr/lib/firmware/5.15.0-160-generic/device-tree/rockchip

Просмотр файла: rk3568-evb1-v10.dtb

�
��@48<0(;�)rockchip,rk3568-evb1-v10rockchip,rk3568+$7Rockchip RK3568 EVB1 DDR4 V10 Boardaliases=/pinctrl/gpio@fdd60000C/pinctrl/gpio@fe740000I/pinctrl/gpio@fe750000O/pinctrl/gpio@fe760000U/pinctrl/gpio@fe770000[/i2c@fdd40000`/i2c@fe5a0000e/i2c@fe5b0000j/i2c@fe5c0000o/i2c@fe5d0000t/i2c@fe5e0000y/serial@fdd50000�/serial@fe650000�/serial@fe660000�/serial@fe670000�/serial@fe680000�/serial@fe690000�/serial@fe6a0000�/serial@fe6b0000�/serial@fe6c0000�/serial@fe6d0000cpus+cpu@0�cpuarm,cortex-a55���psci�cpu@100�cpuarm,cortex-a55��psci�cpu@200�cpuarm,cortex-a55��psci�cpu@300�cpuarm,cortex-a55��psci�cpu0-opp-tableoperating-points-v2
opp-408000000Q�
��
���0*�@opp-600000000#�F
��
���0opp-8160000000�,
��
���0;opp-1104000000Aʹ
��
���0opp-1416000000Tfr
��
���0opp-1608000000_�"���0opp-1800000000kI����0opp-1992000000v���0�0�0firmwarescmi
arm,scmi-smcG�R+protocol@14�Xpmuarm,cortex-a55-pmu0e����ppsci
arm,psci-1.0�smctimerarm,armv8-timer0e

�xin24mfixed-clock�n6�xin24mXxin32kfixed-clock���xin32k�	�defaultXsram@10f000
mmio-sram��+��sram@0arm,scmi-shmem�interrupt-controller@fd400000arm,gic-v3 ��@�Fe	���(syscon@fdc20000)rockchip,rk3568-pmugrfsysconsimple-mfd���syscon@fdc60000&rockchip,rk3568-grfsysconsimple-mfd���clock-controller@fdd00000rockchip,rk3568-pmucru���X&
clock-controller@fdd20000rockchip,rk3568-cru���X&i2c@fdd40000(rockchip,rk3568-i2crockchip,rk3399-i2c���e.�

-	3i2cpclk��default+	?disabledserial@fdd50000&rockchip,rk3568-uartsnps,dw-apb-uart���et�

,3baudclkapb_pclkF�
�defaultKX	?disabledmmc@fe0000000rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshc��@ed �����3biuciuciu-driveciu-samplebm�р{��reset	?disabledmmc@fe2b00000rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshc��+@eb �����3biuciuciu-driveciu-samplebm�р{��reset	?disabledmmc@fe2c00000rockchip,rk3568-dw-mshcrockchip,rk3288-dw-mshc��,@ec �����3biuciuciu-driveciu-samplebm�р{��reset	?disabledmmc@fe310000rockchip,rk3568-dwcmshc��1e�{}���n6(�|zy{}3corebusaxiblocktimer?okay�m���dmac@fe530000arm,pl330arm,primecell��S@e
��
	3apb_pclk�dmac@fe550000arm,pl330arm,primecell��U@e��
	3apb_pclk�i2c@fe5a0000(rockchip,rk3568-i2crockchip,rk3399-i2c��Ze/�HG	3i2cpclk��default+	?disabledi2c@fe5b0000(rockchip,rk3568-i2crockchip,rk3399-i2c��[e0�JI	3i2cpclk��default+	?disabledi2c@fe5c0000(rockchip,rk3568-i2crockchip,rk3399-i2c��\e1�LK	3i2cpclk��default+	?disabledi2c@fe5d0000(rockchip,rk3568-i2crockchip,rk3399-i2c��]e2�NM	3i2cpclk��default+	?disabledi2c@fe5e0000(rockchip,rk3568-i2crockchip,rk3399-i2c��^e3�PO	3i2cpclk��default+	?disabledserial@fe650000&rockchip,rk3568-uartsnps,dw-apb-uart��eeu�3baudclkapb_pclkF��defaultKX	?disabledserial@fe660000&rockchip,rk3568-uartsnps,dw-apb-uart��fev�# 3baudclkapb_pclkF��defaultKX?okayserial@fe670000&rockchip,rk3568-uartsnps,dw-apb-uart��gew�'$3baudclkapb_pclkF��defaultKX	?disabledserial@fe680000&rockchip,rk3568-uartsnps,dw-apb-uart��hex�+(3baudclkapb_pclkF	��defaultKX	?disabledserial@fe690000&rockchip,rk3568-uartsnps,dw-apb-uart��iey�/,3baudclkapb_pclkF
��defaultKX	?disabledserial@fe6a0000&rockchip,rk3568-uartsnps,dw-apb-uart��jez�303baudclkapb_pclkF
��defaultKX	?disabledserial@fe6b0000&rockchip,rk3568-uartsnps,dw-apb-uart��ke{�743baudclkapb_pclkF��defaultKX	?disabledserial@fe6c0000&rockchip,rk3568-uartsnps,dw-apb-uart��le|�;83baudclkapb_pclkF��defaultKX	?disabledserial@fe6d0000&rockchip,rk3568-uartsnps,dw-apb-uart��me}�?<3baudclkapb_pclkF��defaultKX	?disabledpinctrlrockchip,rk3568-pinctrl��+�gpio@fdd60000rockchip,gpio-bank���e!�
.��gpio@fe740000rockchip,gpio-bank��te"�c��gpio@fe750000rockchip,gpio-bank��ue#�e��gpio@fe760000rockchip,gpio-bank��ve$�g��gpio@fe770000rockchip,gpio-bank��we%�i��pcfg-pull-up#!pcfg-pull-none0pcfg-pull-none-drv-level-10=#pcfg-pull-none-drv-level-20="pcfg-pull-none-drv-level-30=&pcfg-pull-up-drv-level-1#=%pcfg-pull-up-drv-level-2#= pcfg-pull-none-smt0L$acodecaudiopwmbt656bt1120camcan0can1can2cifclk32kclk32k-out0a	cpuebcedpdpemmceth0eth1flashfspigmac0gmac1gpuhdmitxi2c0i2c0-xfer a	$
$i2c1i2c1-xfer a$$i2c2i2c2m0-xfer a
$$i2c3i2c3m0-xfer a$$i2c4i2c4m0-xfer a$
$i2c5i2c5m0-xfer a$$i2s1i2s2i2s3ispjtaglcdcmcunpupcie20pcie30x1pcie30x2pdmpmicpmupwm0pwm1pwm2pwm3pwm4pwm5pwm6pwm7pwm8pwm9pwm10pwm11pwm12pwm13pwm14pwm15refclksatasata0sata1sata2scrsdmmc0sdmmc1sdmmc2spdifspi0spi1spi2spi3tsadcuart0uart0-xfer a!!
uart1uart1m0-xfer a!!uart2uart2m0-xfer a!!uart3uart3m0-xfer a!!uart4uart4m0-xfer a!!uart5uart5m0-xfer a!!uart6uart6m0-xfer a!!uart7uart7m0-xfer a!!uart8uart8m0-xfer a!!uart9uart9m0-xfer a!!vopspi0-hsspi1-hsspi2-hsspi3-hsgmac-txd-level3gmac-txc-level2chosenoserial2:1500000n8dc-12vregulator-fixed{dc_12v������'vcc3v3-sysregulator-fixed{vcc3v3_sys���2Z��2Z��'vcc5v0-sysregulator-fixed{vcc5v0_sys���LK@�LK@�'vcc3v3-lcd0-nregulator-fixed{vcc3v3_lcd0_n�regulator-state-mem�vcc3v3-lcd1-nregulator-fixed{vcc3v3_lcd1_n�regulator-state-mem�	compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5serial0serial1serial2serial3serial4serial5serial6serial7serial8serial9device_typeregclocksenable-methodoperating-points-v2phandleopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendarm,smc-idshmem#clock-cellsinterruptsinterrupt-affinityarm,no-tick-in-suspendclock-frequencyclock-output-namespinctrl-0pinctrl-namesrangesinterrupt-controller#interrupt-cellsmbi-aliasmbi-rangesmsi-controller#reset-cellsclock-namesstatusdmasreg-io-widthreg-shiftfifo-depthmax-frequencyresetsreset-namesassigned-clocksassigned-clock-ratesbus-widthnon-removablearm,pl330-periph-burst#dma-cellsrockchip,grfrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-disabledrive-strengthinput-schmitt-enablerockchip,pinsstdout-pathregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltvin-supplyregulator-off-in-suspend

Выполнить команду


Для локальной разработки. Не используйте в интернете!