PHP WebShell

Текущая директория: /usr/lib/firmware/5.15.0-160-generic/device-tree/rockchip

Просмотр файла: rk3399-sapphire.dtb

�
���8�(
���)rockchip,rk3399-sapphirerockchip,rk3399+7Sapphire-RK3399 Boardaliases=/ethernet@fe300000G/i2c@ff3c0000L/i2c@ff110000Q/i2c@ff120000V/i2c@ff130000[/i2c@ff3d0000`/i2c@ff140000e/i2c@ff150000j/i2c@ff160000o/i2c@ff3e0000t/serial@ff180000|/serial@ff190000�/serial@ff1a0000�/serial@ff1b0000�/serial@ff370000�/mmc@fe320000�/mmc@fe330000cpus+cpu-mapcluster0core0�core1�core2�core3�cluster1core0�core1�cpu@0�cpuarm,cortex-a53��psci�����d	
/:cpu@1�cpuarm,cortex-a53��psci�����d	
/:cpu@2�cpuarm,cortex-a53��psci�����d	
/:cpu@3�cpuarm,cortex-a53��psci�����d	
/:cpu@100�cpuarm,cortex-a72��psci��	���	

/:cpu@101�cpuarm,cortex-a72��psci��	���	

/:idle-statesBpscicpu-sleeparm,idle-stateO`wx����:	cluster-sleeparm,idle-stateO`w�����:
display-subsystemrockchip,display-subsystem�pmu_a53arm,cortex-a53-pmu�pmu_a72arm,cortex-a72-pmu�psci
arm,psci-1.0�smctimerarm,armv8-timer@�

�xin24mfixed-clock�n6�xin24m�pcie@f8000000rockchip,rk3399-pcie ���axi-baseapb-base�pci+( ���G�2aclkaclk-perfhclkpm0�123>syslegacyclientN`ao~ �,�pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38����������8��������(�coremgmtmgmt-stickypipepmpclkaclk	�disabledinterrupt-controller�:ethernet@fe300000rockchip,rk3399-gmac��0�>macirq8�ighfj�fM2stmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac���
�stmmaceth���okay��input%0rgmii9defaultGQaw'�P�(�mmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��1@�@��р ��M��2biuciuciu-driveciu-sample���y�reset	�disabledmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc��2@�A��р����� ��L��2biuciuciu-driveciu-sample���z�reset�okay������р9defaultG !mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.1��3�'�N����N�2clk_xinclk_ahb�emmc_cardclock��"�phy_arasan�=�okay�N]w:�usb@fe380000
generic-ehci��8����#�$�usb�okayusb@fe3a0000
generic-ohci��:����#�$�usb�okayusb@fe3c0000
generic-ehci��<����%�&�usb�okayusb@fe3e0000
generic-ohci��>� ���%�&�usb�okayusb@fe800000rockchip,rk3399-dwc3+�0�������G2ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�%	�usb3-otg�okayusb@fe800000
snps,dwc3����i����2refbus_earlysuspend�host�'(�usb2-phyusb3-phy
�utmi_wide����	��okayusb@fe900000rockchip,rk3399-dwc3+�0�������G2ref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clk�&	�usb3-otg�okayusb@fe900000
snps,dwc3����n����2refbus_earlysuspend�host�)*�usb2-phyusb3-phy
�utmi_wide����	��okaydp@fec00000rockchip,rk3399-cdn-dp����	�r������ �ru�o2core-clkpclkspdifgrf�+,� �HJ��spdifdptxapbcore�+	�disabledportsport+endpoint@0�<-:�endpoint@1�<.:�interrupt-controller@fee00000arm,gic-v3+��P������������	:interrupt-controller@fee20000arm,gic-v3-itsL[���:ppi-partitionsinterrupt-partition-0f:interrupt-partition-1f:saradc@ff100000rockchip,rk3399-saradc���>o�Pe2saradcapb_pclk���saradc-apb�okay�/i2c@ff110000rockchip,rk3399-i2c���A����AU	2i2cpclk�;9defaultG0+	�disabledi2c@ff120000rockchip,rk3399-i2c���B����BV	2i2cpclk�#9defaultG1+	�disabledi2c@ff130000rockchip,rk3399-i2c���C����CW	2i2cpclk�"9defaultG2+�okay���:�i2c@ff140000rockchip,rk3399-i2c���D����DX	2i2cpclk�&9defaultG3+	�disabledi2c@ff150000rockchip,rk3399-i2c���E����EY	2i2cpclk�%9defaultG4+	�disabledi2c@ff160000rockchip,rk3399-i2c���F����FZ	2i2cpclk�$9defaultG5+	�disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uart���Q`2baudclkapb_pclk�c��9defaultG67�okayserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uart���Ra2baudclkapb_pclk�b��9defaultG8	�disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uart���Sb2baudclkapb_pclk�d��9defaultG9�okayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uart���Tc2baudclkapb_pclk�e��9defaultG:	�disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spi���G[2spiclkapb_pclk�D�;
;�txrx9defaultG<=>?+	�disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spi���H\2spiclkapb_pclk�5�;;
�txrx9defaultG@ABC+	�disabledspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spi���I]2spiclkapb_pclk�4�;;�txrx9defaultGDEFG+	�disabledspi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spi���J^2spiclkapb_pclk�C�;;�txrx9defaultGHIJK+	�disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi�� �K_2spiclkapb_pclk���LL	�txrx9defaultGMNOP�+	�disabledthermal-zonescpu-thermal�d��Qtripscpu_alert0p"��passive:Rcpu_alert1$�"��passive:Scpu_crits"�	�criticalcpu_hot"'���active:Ucooling-mapsmap0-R2����������������map1-SH2������������������������������������������������map22T��������-Ugpu-thermal�d��Qtripsgpu_alert0$�"��passive:Vgpu_crits"�	�criticalcooling-mapsmap0-V2W��������tsadc@ff260000rockchip,rk3399-tsadc��&�a�O�q��Od2tsadcapb_pclk��
�tsadc-apb�As9initdefaultsleepGXXYbXl�okay��:Qqos@ffa58000rockchip,rk3399-qossyscon���� :aqos@ffa5c000rockchip,rk3399-qossyscon���� :bqos@ffa60080rockchip,rk3399-qossyscon���� qos@ffa60100rockchip,rk3399-qossyscon��� qos@ffa60180rockchip,rk3399-qossyscon���� qos@ffa70000rockchip,rk3399-qossyscon��� :eqos@ffa70080rockchip,rk3399-qossyscon���� :fqos@ffa74000rockchip,rk3399-qossyscon���@ :cqos@ffa76000rockchip,rk3399-qossyscon���` :dqos@ffa90000rockchip,rk3399-qossyscon��� :gqos@ffa98000rockchip,rk3399-qossyscon���� :Zqos@ffaa0000rockchip,rk3399-qossyscon��� :hqos@ffaa0080rockchip,rk3399-qossyscon���� :iqos@ffaa8000rockchip,rk3399-qossyscon���� :jqos@ffaa8080rockchip,rk3399-qossyscon����� :kqos@ffab0000rockchip,rk3399-qossyscon��� :[qos@ffab0080rockchip,rk3399-qossyscon���� :\qos@ffab8000rockchip,rk3399-qossyscon���� :]qos@ffac0000rockchip,rk3399-qossyscon��� :^qos@ffac0080rockchip,rk3399-qossyscon���� :_qos@ffac8000rockchip,rk3399-qossyscon���� :lqos@ffac8080rockchip,rk3399-qossyscon����� :mqos@ffad0000rockchip,rk3399-qossyscon��� :nqos@ffad8080rockchip,rk3399-qossyscon����� qos@ffae0000rockchip,rk3399-qossyscon��� :`power-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd��1power-controller!rockchip,rk3399-power-controller�+:power-domain@34�"����Z�power-domain@33�!����[\�power-domain@31�����]�power-domain@32�  ������^_�power-domain@35�#���`�power-domain@25��l�power-domain@23����a�power-domain@22���f�b�power-domain@27���L�c�power-domain@28����d�power-domain@8��~}�power-domain@9�	���power-domain@24����ef�power-domain@15��+power-domain@21����r�g�power-domain@19�����hi�power-domain@20�����jk�power-domain@16��+power-domain@17�����lm�power-domain@18�����n�syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd��2:�io-domains&rockchip,rk3399-pmu-io-voltage-domain�okay�ospi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi��5�pp2spiclkapb_pclk�<9defaultGqrst+	�disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart��7�pp"2baudclkapb_pclk�f��9defaultGu	�disabledi2c@ff3c0000rockchip,rk3399-i2c��<�p	����p	p	2i2cpclk�99defaultGv+�okay�����pmic@1brockchip,rk808�w���xin32krk808-clkout29defaultGx��
yy%y1y=yIyUzaymyzy�z�{regulatorsDCDC_REG1�vdd_center���q���pqregulator-state-memDCDC_REG2
�vdd_cpu_l���q���pq:regulator-state-memDCDC_REG3�vcc_ddr��regulator-state-mem4DCDC_REG4�vcc_1v8���w@�w@:�regulator-state-mem4Lw@LDO_REG1�vcc1v8_dvp���w@�w@regulator-state-memLDO_REG2
�vcc3v0_tp���-��-�regulator-state-memLDO_REG3�vcc1v8_pmu���w@�w@:{regulator-state-mem4Lw@LDO_REG4	�vcc_sdio���w@�2Z�:!regulator-state-mem4L-�LDO_REG5�vcca3v0_codec���-��-�regulator-state-memLDO_REG6�vcc_1v5����`��`regulator-state-mem4L�`LDO_REG7�vcca1v8_codec���w@�w@:�regulator-state-memLDO_REG8�vcc_3v0���-��-�:oregulator-state-mem4L-�SWITCH_REG1
�vcc3v3_s3��:regulator-state-memSWITCH_REG2
�vcc3v3_s0��regulator-state-memregulator@40silergy,syr827�@h
�vdd_cpu_b�
�4��`����y:regulator-state-memregulator@41silergy,syr828�Ah�vdd_gpu�
�4��`����y:�regulator-state-memi2c@ff3d0000rockchip,rk3399-i2c��=�p
����p
p	2i2cpclk�89defaultG|+	�disabledi2c@ff3e0000rockchip,rk3399-i2c��>�p����pp	2i2cpclk�:9defaultG}+	�disabledpwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwm��B�9defaultG~�p�okaypwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwm��B�9defaultG�p	�disabledpwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwm��B �9defaultG��p�okay:�pwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwm��B0�9defaultG��p	�disabledvideo-codec@ff650000rockchip,rk3399-vpu��e �rq
>vepuvdpu���
2aclkhclk���iommu@ff650800rockchip,iommu��e@�s>vpu_mmu���2aclkiface��:�video-codec@ff660000rockchip,rk3399-vdec��f��t �����2axiahbcabaccore��� iommu@ff660480rockchip,iommu ��f�@�f�@�u	>vdec_mmu���2aclkiface� �:�iommu@ff670800rockchip,iommu��g@�*>iep_mmu���2aclkiface�	�disabledrga@ff680000rockchip,rk3399-rga��h�7���m2aclkhclksclk�jgi
�coreaxiahb�!efuse@ff690000rockchip,rk3399-efuse��i�+�}2pclk_efusecpu-id@7�cpu-leakage@17�gpu-leakage@18�center-leakage@19�cpu-leakage@1a�logic-leakage@1b�wafer-info@1c�dma-controller@ff6d0000arm,pl330arm,primecell��m@ �����	2apb_pclk:Ldma-controller@ff6e0000arm,pl330arm,primecell��n@ �����	2apb_pclk:;pmu-clock-controller@ff750000rockchip,rk3399-pmucru��u�����p�(J�:pclock-controller@ff760000rockchip,rk3399-cru��v�������@��B��C��x@�#g��/�;���рxh�<4`������#�F����ׄׄ����:syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfd��w+:io-domains"rockchip,rk3399-io-voltage-domain�okay�o���!	omipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0�w�o2dphy-refdphy-cfggrf�		�disabled:�usb2phy@e450rockchip,rk3399-usb2phy��P�{2phyclk��clk_usbphy0_480m�okay:#host-port	�
>linestate�okay%�:$otg-port	0�ghj>otg-bvalidotg-idlinestate�okay:'usb2phy@e460rockchip,rk3399-usb2phy��`�|2phyclk��clk_usbphy1_480m�okay:%host-port	�
>linestate�okay%�:&otg-port	0�lmo>otg-bvalidotg-idlinestate�okay:)phy@f780rockchip,rk3399-emmc-phy���$��2emmcclk	 2	�okay:"pcie-phyrockchip,rk3399-pcie-phy��2refclk	���phy	�disabled:phy@ff7c0000rockchip,rk3399-typec-phy��|�~}2tcpdcoretcpdphy-ref�~�������L�uphyuphy-pipeuphy-tcphy��okaydp-port	:+usb3-port	:(phy@ff800000rockchip,rk3399-typec-phy�����2tcpdcoretcpdphy-ref������	���M�uphyuphy-pipeuphy-tcphy��okaydp-port	:,usb3-port	:*watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt�����|�xrktimer@ff850000rockchip,rk3399-timer����Q�hZ2pclktimerspdif@ff870000rockchip,rk3399-spdif����B�L�tx
2mclkhclk�U�9defaultG��+	�disabledi2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2s�����'�LL�txrx2i2s_clki2s_hclk�V�9defaultG��+	�disabledi2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s����(�LL�txrx2i2s_clki2s_hclk�W�9defaultG��+	�disabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s����)�LL�txrx2i2s_clki2s_hclk�X��+�okay:�vop@ff8f0000rockchip,rk3399-vop-lit���>��w����ׄ������2aclk_vopdclk_vophclk_vop����
�axiahbdclk�okayport+:endpoint@0�<�:�endpoint@1�<�:�endpoint@2�<�:�endpoint@3�<�:�endpoint@4�<�:.iommu@ff8f3f00rockchip,iommu���?�w	>vopl_mmu���2aclkiface���okay:�vop@ff900000rockchip,rk3399-vop-big���>��v����ׄ������2aclk_vopdclk_vophclk_vop����
�axiahbdclk�okayport+:endpoint@0�<�:�endpoint@1�<�:�endpoint@2�<�:�endpoint@3�<�:�endpoint@4�<�:-iommu@ff903f00rockchip,iommu���?�v	>vopb_mmu���2aclkiface���okay:�isp0@ff910000rockchip,rk3399-cif-isp���@�+�n��2ispaclkhclk�����dphy�	�disabledports+port@0�+iommu@ff914000rockchip,iommu ���@��P�+	>isp0_mmu���2aclkiface��	4:�iommu@ff924000rockchip,iommu ���@��P�,	>isp1_mmu���2aclkiface��	4hdmi-soundsimple-audio-card	Oi2s	h	�hdmi-sound�okaysimple-audio-card,cpu	��simple-audio-card,codec	��hdmi@ff940000rockchip,rk3399-dw-hdmi�����(�tqpo2iahbisfrcecgrfvpll��+�okay	��:�ports+port@0�+endpoint@0�<�:�endpoint@1�<�:�port@1�mipi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi�����- ��p�o2refpclkphy_cfggrf����apb�+	�disabledports+port@0�+endpoint@0�<�:�endpoint@1�<�:�mipi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi������. ��q�o2refpclkphy_cfggrf����apb�+	�disabledports+port@0�+endpoint@0�<�:�endpoint@1�<�:�edp@ff970000rockchip,rk3399-edp�����
�jlo2dppclkgrf9defaultG����dp�	�disabledports+port@0�+endpoint@0�<�:�endpoint@1�<�:�gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t860���0�>jobmmugpu����#�okay�	��:Wpinctrlrockchip,rk3399-pinctrl�	��+�gpio0@ff720000rockchip,gpio-bank��r�p�	�	��:�gpio1@ff730000rockchip,gpio-bank��s�p�	�	��:wgpio2@ff780000rockchip,gpio-bank��x�P�	�	��:�gpio3@ff788000rockchip,gpio-bank��x��Q�	�	��:gpio4@ff790000rockchip,gpio-bank��y�R�	�	��:�pcfg-pull-up	�:�pcfg-pull-down	�:�pcfg-pull-none
:�pcfg-pull-none-12ma


:�pcfg-pull-none-13ma



:�pcfg-pull-none-18ma


pcfg-pull-none-20ma


pcfg-pull-up-2ma	�

pcfg-pull-up-8ma	�

pcfg-pull-up-18ma	�

pcfg-pull-up-20ma	�

pcfg-pull-down-4ma	�

pcfg-pull-down-8ma	�

pcfg-pull-down-12ma	�

pcfg-pull-down-18ma	�

pcfg-pull-down-20ma	�

pcfg-output-high
pcfg-output-low
(clockclk-32k
3�edpedp-hpd
3�:�gmacrgmii-pins�
3��
���	����������:rmii-pins�
3
���
�	������i2c0i2c0-xfer 
3��:vi2c1i2c1-xfer 
3��:0i2c2i2c2-xfer 
3��:1i2c3i2c3-xfer 
3��:2i2c4i2c4-xfer 
3��:|i2c5i2c5-xfer 
3�
�:3i2c6i2c6-xfer 
3
�	�:4i2c7i2c7-xfer 
3��:5i2c8i2c8-xfer 
3��:}i2s0i2s0-2ch-bus`
3������i2s0-8ch-bus�
3���������:�i2s1i2s1-2ch-busP
3�����:�sdio0sdio0-bus1
3�sdio0-bus4@
3����sdio0-cmd
3�sdio0-clk
3�sdio0-cd
3�sdio0-pwr
3�sdio0-bkpwr
3�sdio0-wp
3�sdio0-int
3�sdmmcsdmmc-bus1
3�sdmmc-bus4@
3�	�
��:sdmmc-clk
3�:sdmmc-cmd
3
�:sdmmc-cd
3�:sdmmc-wp
3�suspendap-pwroff
3�ddrio-pwroff
3�spdifspdif-bus
3�:�spdif-bus-1
3�spi0spi0-clk
3�:<spi0-cs0
3�:?spi0-cs1
3�spi0-tx
3�:=spi0-rx
3�:>spi1spi1-clk
3	�:@spi1-cs0
3
�:Cspi1-rx
3�:Bspi1-tx
3�:Aspi2spi2-clk
3�:Dspi2-cs0
3�:Gspi2-rx
3	�:Fspi2-tx
3
�:Espi3spi3-clk
3�:qspi3-cs0
3�:tspi3-rx
3�:sspi3-tx
3�:rspi4spi4-clk
3�:Hspi4-cs0
3�:Kspi4-rx
3�:Jspi4-tx
3�:Ispi5spi5-clk
3�:Mspi5-cs0
3�:Pspi5-rx
3�:Ospi5-tx
3�:Ntestclktest-clkout0
3�test-clkout1
3�test-clkout2
3�tsadcotp-pin
3�:Xotp-out
3�:Yuart0uart0-xfer 
3��:6uart0-cts
3�:7uart0-rts
3�uart1uart1-xfer 
3�
�:8uart2auart2a-xfer 
3�	�uart2buart2b-xfer 
3��uart2cuart2c-xfer 
3��:9uart3uart3-xfer 
3��::uart3-cts
3�uart3-rts
3�uart4uart4-xfer 
3��:uuarthdcpuarthdcp-xfer 
3��pwm0pwm0-pin
3�:~pwm0-pin-pull-down
3�vop0-pwm-pin
3�vop1-pwm-pin
3�pwm1pwm1-pin
3�:pwm1-pin-pull-down
3�pwm2pwm2-pin
3�:�pwm2-pin-pull-down
3�pwm3apwm3a-pin
3�:�pwm3bpwm3b-pin
3�hdmihdmi-i2c-xfer 
3��hdmi-cec
3�pciepci-clkreqn-cpm
3�pci-clkreqnb-cpm
3�buttonspwr-btn
3�:�fanmotor-pwr
3�pmicpmic-int-l
3�:xvsel1-pin
3�vsel2-pin
3�sdsdmmc0-pwr-h
3�:�usb2vcc5v0-host-en
3�:�vcc5v0-typec0-en
3�:�opp-table0operating-points-v2
A:opp00
LQ�
S�����
a�@opp01
L#�F
S�����opp02
L0�,
S�P�P�opp03
L<�
SHH�opp04
LG��
SB@B@�opp05
LTfr
S*�*��opp-table1operating-points-v2
A:
opp00
LQ�
S�����
a�@opp01
L#�F
S�����opp02
L0�,
S�����opp03
L<�
S
Y�
Y��opp04
LG��
S~�~��opp05
LTfr
S�����opp06
L_�"
S�����opp07
LkI�
SO�O��opp-table2operating-points-v2:�opp00
L��
S�����0opp01
L��@
S�����0opp02
Lׄ
S�����0opp03
L�e
S
Y�
Y��0opp04
L#�F
SHH�0opp05
L/�
S�����0chosen
rserial2:1500000n8external-gmac-clockfixed-clock�sY@�clkin_gmac�:dc-12vregulator-fixed�dc_12v������:�gpio-fan�	gpio-fan
~�
�w�okay:Tgpio-keys
gpio-keys
�power
�d
��
�GPIO Power
�t
�9defaultG��vcc1v8-s3regulator-fixed
�vcc1v8_s3���w@�w@��:/vcc3v0-sdregulator-fixed
�\�9defaultG���-��-�
�vcc3v0_sd�z: vcc3v3-sysregulator-fixed�vcc3v3_sys���2Z��2Z��y:zvcc5v0-host-regulatorregulator-fixed
�\�9defaultG��vcc5v0_host��y:�vcc5v0-typec0-regulatorregulator-fixed
�\�9defaultG��vcc5v0_typec0�y:�vcc-sysregulator-fixed�vcc_sys���LK@�LK@��:yvdd-logpwm-regulator
��a��vdd_log���5�\��y	compatibleinterrupt-parent#address-cells#size-cellsmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4mmc0mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usportsinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeclock-namesinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesstatusinterrupt-controllerpower-domainsrockchip,grfsnps,txpblassigned-clocksassigned-clock-parentsclock_in_outphy-supplyphy-modepinctrl-namespinctrl-0snps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ustx_delayrx_delaymax-frequencyfifo-depthassigned-clock-ratesbroken-cdbus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobenon-removabledr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-rising-time-nsi2c-scl-falling-time-nsreg-shiftreg-io-widthdmasdma-namespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicerockchip,hw-tshut-temppinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplyrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvoltfcs,suspend-voltage-selectorvin-supply#pwm-cellsiommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsbt656-supplyaudio-supplysdmmc-supplygpio1830-supply#phy-cellsdrive-impedance-ohmrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daiddc-i2c-busmali-supplyrockchip,pmugpio-controller#gpio-cellsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowrockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsstdout-pathgpio-fan,speed-mapgpiosautorepeatdebounce-intervallabellinux,codelinux,input-typeenable-active-highpwms

Выполнить команду


Для локальной разработки. Не используйте в интернете!